Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

Dept: Electrical Engineering  Dates: Last 2 Years

You searched for subject:(interface homem m quina). Showing records 1 – 6 of 6 total matches.

Search Limiters

Last 2 Years | English Only

No search limiters apply to these results.

▼ Search Limiters


Rochester Institute of Technology

1. Parthipan, Deepak Siddharth. UVM Verification of an SPI Master Core.

Degree: MS, Electrical Engineering, 2018, Rochester Institute of Technology

  In today’s world, more and more functionalities in the form of IP cores are integrated into a single chip or SOC. System-level verification of… (more)

Subjects/Keywords: UVM; SystemVerilog; Reusability; Protocols; Peripheral interfaces; Serial peripheral interface

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Parthipan, D. S. (2018). UVM Verification of an SPI Master Core. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/9793

Chicago Manual of Style (16th Edition):

Parthipan, Deepak Siddharth. “UVM Verification of an SPI Master Core.” 2018. Masters Thesis, Rochester Institute of Technology. Accessed September 23, 2019. https://scholarworks.rit.edu/theses/9793.

MLA Handbook (7th Edition):

Parthipan, Deepak Siddharth. “UVM Verification of an SPI Master Core.” 2018. Web. 23 Sep 2019.

Vancouver:

Parthipan DS. UVM Verification of an SPI Master Core. [Internet] [Masters thesis]. Rochester Institute of Technology; 2018. [cited 2019 Sep 23]. Available from: https://scholarworks.rit.edu/theses/9793.

Council of Science Editors:

Parthipan DS. UVM Verification of an SPI Master Core. [Masters Thesis]. Rochester Institute of Technology; 2018. Available from: https://scholarworks.rit.edu/theses/9793


University of Michigan

2. Mendrela, Adam. Bidirectional Neural Interface Circuits with On-Chip Stimulation Artifact Reduction Schemes.

Degree: PhD, Electrical Engineering, 2018, University of Michigan

 Bidirectional neural interfaces are tools designed to “communicate” with the brain via recording and modulation of neuronal activity. The bidirectional interface systems have been adopted… (more)

Subjects/Keywords: neural interface; optogenetics; mixed-signal IC; electrophysiology; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Mendrela, A. (2018). Bidirectional Neural Interface Circuits with On-Chip Stimulation Artifact Reduction Schemes. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/147674

Chicago Manual of Style (16th Edition):

Mendrela, Adam. “Bidirectional Neural Interface Circuits with On-Chip Stimulation Artifact Reduction Schemes.” 2018. Doctoral Dissertation, University of Michigan. Accessed September 23, 2019. http://hdl.handle.net/2027.42/147674.

MLA Handbook (7th Edition):

Mendrela, Adam. “Bidirectional Neural Interface Circuits with On-Chip Stimulation Artifact Reduction Schemes.” 2018. Web. 23 Sep 2019.

Vancouver:

Mendrela A. Bidirectional Neural Interface Circuits with On-Chip Stimulation Artifact Reduction Schemes. [Internet] [Doctoral dissertation]. University of Michigan; 2018. [cited 2019 Sep 23]. Available from: http://hdl.handle.net/2027.42/147674.

Council of Science Editors:

Mendrela A. Bidirectional Neural Interface Circuits with On-Chip Stimulation Artifact Reduction Schemes. [Doctoral Dissertation]. University of Michigan; 2018. Available from: http://hdl.handle.net/2027.42/147674


UCLA

3. Li, Xiang. Interface Engineering of Voltage-Controlled Embedded Magnetic Random Access Memory.

Degree: Electrical Engineering, 2018, UCLA

 Magnetic memory that utilizes spin to store information has become one of the most promising candidates for next-generation non-volatile memory. Electric-field-assisted writing of magnetic tunnel… (more)

Subjects/Keywords: Electrical engineering; Computer engineering; Nanotechnology; Embedded; Interface; Magnetism; MRAM; Random access memory; Voltage control

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Li, X. (2018). Interface Engineering of Voltage-Controlled Embedded Magnetic Random Access Memory. (Thesis). UCLA. Retrieved from http://www.escholarship.org/uc/item/2t0089x7

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Li, Xiang. “Interface Engineering of Voltage-Controlled Embedded Magnetic Random Access Memory.” 2018. Thesis, UCLA. Accessed September 23, 2019. http://www.escholarship.org/uc/item/2t0089x7.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Li, Xiang. “Interface Engineering of Voltage-Controlled Embedded Magnetic Random Access Memory.” 2018. Web. 23 Sep 2019.

Vancouver:

Li X. Interface Engineering of Voltage-Controlled Embedded Magnetic Random Access Memory. [Internet] [Thesis]. UCLA; 2018. [cited 2019 Sep 23]. Available from: http://www.escholarship.org/uc/item/2t0089x7.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Li X. Interface Engineering of Voltage-Controlled Embedded Magnetic Random Access Memory. [Thesis]. UCLA; 2018. Available from: http://www.escholarship.org/uc/item/2t0089x7

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

4. Haider, Md. Ali. Electroencephalogram Signal Processing For Hybrid Brain Computer Interface Systems.

Degree: PhD, Electrical Engineering, 2018, University of North Dakota

  The goal of this research was to evaluate and compare three types of brain computer interface (BCI) systems, P300, steady state visually evoked potentials… (more)

Subjects/Keywords: BCI Paradigm; Brain Computer Interface; Hybrid BCI; Region Based; Signal Processing; SSVEP

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Haider, M. A. (2018). Electroencephalogram Signal Processing For Hybrid Brain Computer Interface Systems. (Doctoral Dissertation). University of North Dakota. Retrieved from https://commons.und.edu/theses/2225

Chicago Manual of Style (16th Edition):

Haider, Md Ali. “Electroencephalogram Signal Processing For Hybrid Brain Computer Interface Systems.” 2018. Doctoral Dissertation, University of North Dakota. Accessed September 23, 2019. https://commons.und.edu/theses/2225.

MLA Handbook (7th Edition):

Haider, Md Ali. “Electroencephalogram Signal Processing For Hybrid Brain Computer Interface Systems.” 2018. Web. 23 Sep 2019.

Vancouver:

Haider MA. Electroencephalogram Signal Processing For Hybrid Brain Computer Interface Systems. [Internet] [Doctoral dissertation]. University of North Dakota; 2018. [cited 2019 Sep 23]. Available from: https://commons.und.edu/theses/2225.

Council of Science Editors:

Haider MA. Electroencephalogram Signal Processing For Hybrid Brain Computer Interface Systems. [Doctoral Dissertation]. University of North Dakota; 2018. Available from: https://commons.und.edu/theses/2225


University of Michigan

5. Sandoughsaz Zardini, Seyed Amin. Sea of Electrodes Array (SEA): Customizable 3D High-Density High-Count Neural Probe Array Technology.

Degree: PhD, Electrical Engineering, 2019, University of Michigan

 Accurate mapping of neural circuits and interfacing with neurons for control of brain-machine interfaces require simultaneous large-scale and high spatiotemporal resolution recordings and stimulation of… (more)

Subjects/Keywords: Electrode Array; Neural Interface; MEMS; Brain-Machine Interfaces; Neural Probe; Neural Recording and Stimulation; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sandoughsaz Zardini, S. A. (2019). Sea of Electrodes Array (SEA): Customizable 3D High-Density High-Count Neural Probe Array Technology. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/149834

Chicago Manual of Style (16th Edition):

Sandoughsaz Zardini, Seyed Amin. “Sea of Electrodes Array (SEA): Customizable 3D High-Density High-Count Neural Probe Array Technology.” 2019. Doctoral Dissertation, University of Michigan. Accessed September 23, 2019. http://hdl.handle.net/2027.42/149834.

MLA Handbook (7th Edition):

Sandoughsaz Zardini, Seyed Amin. “Sea of Electrodes Array (SEA): Customizable 3D High-Density High-Count Neural Probe Array Technology.” 2019. Web. 23 Sep 2019.

Vancouver:

Sandoughsaz Zardini SA. Sea of Electrodes Array (SEA): Customizable 3D High-Density High-Count Neural Probe Array Technology. [Internet] [Doctoral dissertation]. University of Michigan; 2019. [cited 2019 Sep 23]. Available from: http://hdl.handle.net/2027.42/149834.

Council of Science Editors:

Sandoughsaz Zardini SA. Sea of Electrodes Array (SEA): Customizable 3D High-Density High-Count Neural Probe Array Technology. [Doctoral Dissertation]. University of Michigan; 2019. Available from: http://hdl.handle.net/2027.42/149834


University of Toledo

6. Dhakal, Parashar. Novel Architectures for Human Voice and Environmental Sound Recognitionusing Machine Learning Algorithms.

Degree: MS, Electrical Engineering, 2018, University of Toledo

 Real-time voice recognition and environmental sound detection play an important role in the fields of security, home control systems, robotics, and speech forensics. The advantages… (more)

Subjects/Keywords: Computer Engineering; Electrical Engineering; classifiers; end-to-end architecture; feature extraction; machine learning; speaker recognition; voice interface; background sound identification

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Dhakal, P. (2018). Novel Architectures for Human Voice and Environmental Sound Recognitionusing Machine Learning Algorithms. (Masters Thesis). University of Toledo. Retrieved from http://rave.ohiolink.edu/etdc/view?acc_num=toledo1531349806743278

Chicago Manual of Style (16th Edition):

Dhakal, Parashar. “Novel Architectures for Human Voice and Environmental Sound Recognitionusing Machine Learning Algorithms.” 2018. Masters Thesis, University of Toledo. Accessed September 23, 2019. http://rave.ohiolink.edu/etdc/view?acc_num=toledo1531349806743278.

MLA Handbook (7th Edition):

Dhakal, Parashar. “Novel Architectures for Human Voice and Environmental Sound Recognitionusing Machine Learning Algorithms.” 2018. Web. 23 Sep 2019.

Vancouver:

Dhakal P. Novel Architectures for Human Voice and Environmental Sound Recognitionusing Machine Learning Algorithms. [Internet] [Masters thesis]. University of Toledo; 2018. [cited 2019 Sep 23]. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=toledo1531349806743278.

Council of Science Editors:

Dhakal P. Novel Architectures for Human Voice and Environmental Sound Recognitionusing Machine Learning Algorithms. [Masters Thesis]. University of Toledo; 2018. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=toledo1531349806743278

.