Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for subject:(Verification). Showing records 1 – 30 of 2299 total matches.

[1] [2] [3] [4] [5] … [77]

Search Limiters

Last 2 Years | English Only

Degrees

Levels

Languages

Country

▼ Search Limiters


Universidade do Porto

1. Moura, Paulo André Alves. Controlo remoto de presenças recorrendo à tecnologia de speaker verification.

Degree: 2010, Universidade do Porto

Estágio realizado na PT Inovação e orientado pelo Eng.º Sérgio Ramalho

Tese de mestrado integrado. Engenharia Electrotécnica e de Computadores (Major Telecomunicações). Faculdade de Engenharia. Universidade do Porto. 2010

Advisors/Committee Members: Ferreira, Aníbal João de Sousa, Universidade do Porto. Faculdade de Engenharia.

Subjects/Keywords: Speaker verification

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Moura, P. A. A. (2010). Controlo remoto de presenças recorrendo à tecnologia de speaker verification. (Thesis). Universidade do Porto. Retrieved from http://www.rcaap.pt/detail.jsp?id=oai:repositorio-aberto.up.pt:10216/57628

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Moura, Paulo André Alves. “Controlo remoto de presenças recorrendo à tecnologia de speaker verification.” 2010. Thesis, Universidade do Porto. Accessed March 01, 2021. http://www.rcaap.pt/detail.jsp?id=oai:repositorio-aberto.up.pt:10216/57628.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Moura, Paulo André Alves. “Controlo remoto de presenças recorrendo à tecnologia de speaker verification.” 2010. Web. 01 Mar 2021.

Vancouver:

Moura PAA. Controlo remoto de presenças recorrendo à tecnologia de speaker verification. [Internet] [Thesis]. Universidade do Porto; 2010. [cited 2021 Mar 01]. Available from: http://www.rcaap.pt/detail.jsp?id=oai:repositorio-aberto.up.pt:10216/57628.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Moura PAA. Controlo remoto de presenças recorrendo à tecnologia de speaker verification. [Thesis]. Universidade do Porto; 2010. Available from: http://www.rcaap.pt/detail.jsp?id=oai:repositorio-aberto.up.pt:10216/57628

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Tampere University

2. Raiko, Ville. Development of shipowners' inspection and acceptance methods during the shipbuilding process .

Degree: 2019, Tampere University

 This master’s thesis was made for SHg Consutling Oy about the development of inspection and acceptance methods during shipbuilding. SHg Consuting Oy is a one-person… (more)

Subjects/Keywords: verification; shipbuilding

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Raiko, V. (2019). Development of shipowners' inspection and acceptance methods during the shipbuilding process . (Masters Thesis). Tampere University. Retrieved from https://trepo.tuni.fi/handle/10024/117464

Chicago Manual of Style (16th Edition):

Raiko, Ville. “Development of shipowners' inspection and acceptance methods during the shipbuilding process .” 2019. Masters Thesis, Tampere University. Accessed March 01, 2021. https://trepo.tuni.fi/handle/10024/117464.

MLA Handbook (7th Edition):

Raiko, Ville. “Development of shipowners' inspection and acceptance methods during the shipbuilding process .” 2019. Web. 01 Mar 2021.

Vancouver:

Raiko V. Development of shipowners' inspection and acceptance methods during the shipbuilding process . [Internet] [Masters thesis]. Tampere University; 2019. [cited 2021 Mar 01]. Available from: https://trepo.tuni.fi/handle/10024/117464.

Council of Science Editors:

Raiko V. Development of shipowners' inspection and acceptance methods during the shipbuilding process . [Masters Thesis]. Tampere University; 2019. Available from: https://trepo.tuni.fi/handle/10024/117464


Texas A&M University

3. Zheng, Qingran. Hybrid Verification for Analog and Mixed-signal Circuits.

Degree: MS, Computer Engineering, 2017, Texas A&M University

 With increasing design complexity and reliability requirements, analog and mixedsignal (AMS) verification manifests itself as a key bottleneck. While formal methods and machine learning have… (more)

Subjects/Keywords: AMS Verification; Formal Verification; Machine Learning

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zheng, Q. (2017). Hybrid Verification for Analog and Mixed-signal Circuits. (Masters Thesis). Texas A&M University. Retrieved from http://hdl.handle.net/1969.1/173237

Chicago Manual of Style (16th Edition):

Zheng, Qingran. “Hybrid Verification for Analog and Mixed-signal Circuits.” 2017. Masters Thesis, Texas A&M University. Accessed March 01, 2021. http://hdl.handle.net/1969.1/173237.

MLA Handbook (7th Edition):

Zheng, Qingran. “Hybrid Verification for Analog and Mixed-signal Circuits.” 2017. Web. 01 Mar 2021.

Vancouver:

Zheng Q. Hybrid Verification for Analog and Mixed-signal Circuits. [Internet] [Masters thesis]. Texas A&M University; 2017. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/1969.1/173237.

Council of Science Editors:

Zheng Q. Hybrid Verification for Analog and Mixed-signal Circuits. [Masters Thesis]. Texas A&M University; 2017. Available from: http://hdl.handle.net/1969.1/173237


University of New South Wales

4. Greenaway, David. Automated proof-producing abstraction of C code.

Degree: Computer Science & Engineering, 2014, University of New South Wales

 Before software can be formally reasoned about, it must first be represented in some form of logic. There are two approaches to carrying out this… (more)

Subjects/Keywords: Interactive Theorem Proving; Formal Verification; Program Verification

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Greenaway, D. (2014). Automated proof-producing abstraction of C code. (Doctoral Dissertation). University of New South Wales. Retrieved from http://handle.unsw.edu.au/1959.4/54260 ; https://unsworks.unsw.edu.au/fapi/datastream/unsworks:13743/SOURCE02?view=true

Chicago Manual of Style (16th Edition):

Greenaway, David. “Automated proof-producing abstraction of C code.” 2014. Doctoral Dissertation, University of New South Wales. Accessed March 01, 2021. http://handle.unsw.edu.au/1959.4/54260 ; https://unsworks.unsw.edu.au/fapi/datastream/unsworks:13743/SOURCE02?view=true.

MLA Handbook (7th Edition):

Greenaway, David. “Automated proof-producing abstraction of C code.” 2014. Web. 01 Mar 2021.

Vancouver:

Greenaway D. Automated proof-producing abstraction of C code. [Internet] [Doctoral dissertation]. University of New South Wales; 2014. [cited 2021 Mar 01]. Available from: http://handle.unsw.edu.au/1959.4/54260 ; https://unsworks.unsw.edu.au/fapi/datastream/unsworks:13743/SOURCE02?view=true.

Council of Science Editors:

Greenaway D. Automated proof-producing abstraction of C code. [Doctoral Dissertation]. University of New South Wales; 2014. Available from: http://handle.unsw.edu.au/1959.4/54260 ; https://unsworks.unsw.edu.au/fapi/datastream/unsworks:13743/SOURCE02?view=true


Baylor University

5. -1648-2804. Developing industrial strength UVM for academic resesarch and teaching.

Degree: M.S.E.C.E., Baylor University. Dept. of Electrical & Computer Engineering., 2020, Baylor University

 The Universal Verification Methodology (UVM) has been getting attention from researchers and the functional verification community for a little over decade. Its flexibility, reusability and… (more)

Subjects/Keywords: Universal Verification Methodology. SystemVerilog. Testbench. Verification.

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

-1648-2804. (2020). Developing industrial strength UVM for academic resesarch and teaching. (Masters Thesis). Baylor University. Retrieved from http://hdl.handle.net/2104/11137

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Chicago Manual of Style (16th Edition):

-1648-2804. “Developing industrial strength UVM for academic resesarch and teaching.” 2020. Masters Thesis, Baylor University. Accessed March 01, 2021. http://hdl.handle.net/2104/11137.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

MLA Handbook (7th Edition):

-1648-2804. “Developing industrial strength UVM for academic resesarch and teaching.” 2020. Web. 01 Mar 2021.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Vancouver:

-1648-2804. Developing industrial strength UVM for academic resesarch and teaching. [Internet] [Masters thesis]. Baylor University; 2020. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/2104/11137.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Council of Science Editors:

-1648-2804. Developing industrial strength UVM for academic resesarch and teaching. [Masters Thesis]. Baylor University; 2020. Available from: http://hdl.handle.net/2104/11137

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete


Cornell University

6. Longfield, Stephen. Constructive Verification Of Quasi Delay-Insensitive Circuits.

Degree: PhD, Electrical Engineering, 2015, Cornell University

 Self-timed circuits have recently regained active interest as their abilities in avoiding timing and voltage margins, disconnecting pipeline depth from occupancy, and achieving average-case performance… (more)

Subjects/Keywords: VLSI; Verification; Asynchronous

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Longfield, S. (2015). Constructive Verification Of Quasi Delay-Insensitive Circuits. (Doctoral Dissertation). Cornell University. Retrieved from http://hdl.handle.net/1813/40716

Chicago Manual of Style (16th Edition):

Longfield, Stephen. “Constructive Verification Of Quasi Delay-Insensitive Circuits.” 2015. Doctoral Dissertation, Cornell University. Accessed March 01, 2021. http://hdl.handle.net/1813/40716.

MLA Handbook (7th Edition):

Longfield, Stephen. “Constructive Verification Of Quasi Delay-Insensitive Circuits.” 2015. Web. 01 Mar 2021.

Vancouver:

Longfield S. Constructive Verification Of Quasi Delay-Insensitive Circuits. [Internet] [Doctoral dissertation]. Cornell University; 2015. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/1813/40716.

Council of Science Editors:

Longfield S. Constructive Verification Of Quasi Delay-Insensitive Circuits. [Doctoral Dissertation]. Cornell University; 2015. Available from: http://hdl.handle.net/1813/40716


Texas A&M University

7. Han, Fan. A Morphing-based Approach for the Verification of Precipitation Forecasts.

Degree: MS, Atmospheric Sciences, 2014, Texas A&M University

 This thesis described a morphing-based precipitation verification strategy inspired by Keil and Craig. This strategy is based on an optical flow algorithm to morph the… (more)

Subjects/Keywords: Precipitation verification; morphing

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Han, F. (2014). A Morphing-based Approach for the Verification of Precipitation Forecasts. (Masters Thesis). Texas A&M University. Retrieved from http://hdl.handle.net/1969.1/154042

Chicago Manual of Style (16th Edition):

Han, Fan. “A Morphing-based Approach for the Verification of Precipitation Forecasts.” 2014. Masters Thesis, Texas A&M University. Accessed March 01, 2021. http://hdl.handle.net/1969.1/154042.

MLA Handbook (7th Edition):

Han, Fan. “A Morphing-based Approach for the Verification of Precipitation Forecasts.” 2014. Web. 01 Mar 2021.

Vancouver:

Han F. A Morphing-based Approach for the Verification of Precipitation Forecasts. [Internet] [Masters thesis]. Texas A&M University; 2014. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/1969.1/154042.

Council of Science Editors:

Han F. A Morphing-based Approach for the Verification of Precipitation Forecasts. [Masters Thesis]. Texas A&M University; 2014. Available from: http://hdl.handle.net/1969.1/154042


Penn State University

8. Schneider, Anna Irene. Use of Spatial Statistics in Precipitation Climatology and Model Evaluation.

Degree: 2015, Penn State University

 A quantitative technique is developed which distinguishes different precipitation structures based on a small set of spatial statistics of the mesoscale reflectivity field. These spatial… (more)

Subjects/Keywords: forecast verification; weather

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Schneider, A. I. (2015). Use of Spatial Statistics in Precipitation Climatology and Model Evaluation. (Thesis). Penn State University. Retrieved from https://submit-etda.libraries.psu.edu/catalog/24779

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Schneider, Anna Irene. “Use of Spatial Statistics in Precipitation Climatology and Model Evaluation.” 2015. Thesis, Penn State University. Accessed March 01, 2021. https://submit-etda.libraries.psu.edu/catalog/24779.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Schneider, Anna Irene. “Use of Spatial Statistics in Precipitation Climatology and Model Evaluation.” 2015. Web. 01 Mar 2021.

Vancouver:

Schneider AI. Use of Spatial Statistics in Precipitation Climatology and Model Evaluation. [Internet] [Thesis]. Penn State University; 2015. [cited 2021 Mar 01]. Available from: https://submit-etda.libraries.psu.edu/catalog/24779.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Schneider AI. Use of Spatial Statistics in Precipitation Climatology and Model Evaluation. [Thesis]. Penn State University; 2015. Available from: https://submit-etda.libraries.psu.edu/catalog/24779

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Penn State University

9. Huang, Chu. Towards Trusted Computational Services: Result Verification Schemes for MapReduce .

Degree: 2011, Penn State University

 Recent development in Internet-scale data applications and services, combined with the proliferation of cloud computing, has created a new computing model for data intensive computing… (more)

Subjects/Keywords: watermark; verification; MapReduce

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Huang, C. (2011). Towards Trusted Computational Services: Result Verification Schemes for MapReduce . (Thesis). Penn State University. Retrieved from https://submit-etda.libraries.psu.edu/catalog/12326

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Huang, Chu. “Towards Trusted Computational Services: Result Verification Schemes for MapReduce .” 2011. Thesis, Penn State University. Accessed March 01, 2021. https://submit-etda.libraries.psu.edu/catalog/12326.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Huang, Chu. “Towards Trusted Computational Services: Result Verification Schemes for MapReduce .” 2011. Web. 01 Mar 2021.

Vancouver:

Huang C. Towards Trusted Computational Services: Result Verification Schemes for MapReduce . [Internet] [Thesis]. Penn State University; 2011. [cited 2021 Mar 01]. Available from: https://submit-etda.libraries.psu.edu/catalog/12326.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Huang C. Towards Trusted Computational Services: Result Verification Schemes for MapReduce . [Thesis]. Penn State University; 2011. Available from: https://submit-etda.libraries.psu.edu/catalog/12326

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


McMaster University

10. Cai, Yixian. Secure and Trusted Verification.

Degree: MSc, 2015, McMaster University

In our setting, verification is a process that checks whether a device's program (implementation) has been produced according to its corresponding requirements specification. Ideally a… (more)

Subjects/Keywords: Verification; Tabular expressions

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Cai, Y. (2015). Secure and Trusted Verification. (Masters Thesis). McMaster University. Retrieved from http://hdl.handle.net/11375/17468

Chicago Manual of Style (16th Edition):

Cai, Yixian. “Secure and Trusted Verification.” 2015. Masters Thesis, McMaster University. Accessed March 01, 2021. http://hdl.handle.net/11375/17468.

MLA Handbook (7th Edition):

Cai, Yixian. “Secure and Trusted Verification.” 2015. Web. 01 Mar 2021.

Vancouver:

Cai Y. Secure and Trusted Verification. [Internet] [Masters thesis]. McMaster University; 2015. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/11375/17468.

Council of Science Editors:

Cai Y. Secure and Trusted Verification. [Masters Thesis]. McMaster University; 2015. Available from: http://hdl.handle.net/11375/17468


University of Toronto

11. Berryhill, Ryan. Traceless Automated Design Debugging of Liveness Properties Using Property Directed Reachability.

Degree: 2016, University of Toronto

The growth in complexity of digital hardware drives an increase in the importance of automated computer-aided design (CAD) tools. Verification consumes most of the design… (more)

Subjects/Keywords: Debugging; Verification; 0464

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Berryhill, R. (2016). Traceless Automated Design Debugging of Liveness Properties Using Property Directed Reachability. (Masters Thesis). University of Toronto. Retrieved from http://hdl.handle.net/1807/72716

Chicago Manual of Style (16th Edition):

Berryhill, Ryan. “Traceless Automated Design Debugging of Liveness Properties Using Property Directed Reachability.” 2016. Masters Thesis, University of Toronto. Accessed March 01, 2021. http://hdl.handle.net/1807/72716.

MLA Handbook (7th Edition):

Berryhill, Ryan. “Traceless Automated Design Debugging of Liveness Properties Using Property Directed Reachability.” 2016. Web. 01 Mar 2021.

Vancouver:

Berryhill R. Traceless Automated Design Debugging of Liveness Properties Using Property Directed Reachability. [Internet] [Masters thesis]. University of Toronto; 2016. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/1807/72716.

Council of Science Editors:

Berryhill R. Traceless Automated Design Debugging of Liveness Properties Using Property Directed Reachability. [Masters Thesis]. University of Toronto; 2016. Available from: http://hdl.handle.net/1807/72716


Southern Illinois University

12. Cralley, Joseph. PARALLELIZED ROBUSTNESS COMPUTATION FOR CYBER PHYSICALSYSTEMS VERIFICATION.

Degree: MS, Computer Science, 2020, Southern Illinois University

  Failures in cyber physical systems can be costly in terms of money and lives. The marsclimate orbiter alone had a mission cost of 327.6… (more)

Subjects/Keywords: MTL robustness; verification

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Cralley, J. (2020). PARALLELIZED ROBUSTNESS COMPUTATION FOR CYBER PHYSICALSYSTEMS VERIFICATION. (Masters Thesis). Southern Illinois University. Retrieved from https://opensiuc.lib.siu.edu/theses/2668

Chicago Manual of Style (16th Edition):

Cralley, Joseph. “PARALLELIZED ROBUSTNESS COMPUTATION FOR CYBER PHYSICALSYSTEMS VERIFICATION.” 2020. Masters Thesis, Southern Illinois University. Accessed March 01, 2021. https://opensiuc.lib.siu.edu/theses/2668.

MLA Handbook (7th Edition):

Cralley, Joseph. “PARALLELIZED ROBUSTNESS COMPUTATION FOR CYBER PHYSICALSYSTEMS VERIFICATION.” 2020. Web. 01 Mar 2021.

Vancouver:

Cralley J. PARALLELIZED ROBUSTNESS COMPUTATION FOR CYBER PHYSICALSYSTEMS VERIFICATION. [Internet] [Masters thesis]. Southern Illinois University; 2020. [cited 2021 Mar 01]. Available from: https://opensiuc.lib.siu.edu/theses/2668.

Council of Science Editors:

Cralley J. PARALLELIZED ROBUSTNESS COMPUTATION FOR CYBER PHYSICALSYSTEMS VERIFICATION. [Masters Thesis]. Southern Illinois University; 2020. Available from: https://opensiuc.lib.siu.edu/theses/2668


University of Oxford

13. Antonino, Pedro Ribeiro Gonçalves. Verifying concurrent systems by approximation.

Degree: PhD, 2018, University of Oxford

 Approximate verification frameworks are an approach to combat the well-known state-space explosion problem. For properties formulated as "no bad state can be reached", an approximate… (more)

Subjects/Keywords: Computer systems – Verification

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Antonino, P. R. G. (2018). Verifying concurrent systems by approximation. (Doctoral Dissertation). University of Oxford. Retrieved from http://ora.ox.ac.uk/objects/uuid:f75c782c-a168-49b3-bfed-e2715f027157 ; https://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.770542

Chicago Manual of Style (16th Edition):

Antonino, Pedro Ribeiro Gonçalves. “Verifying concurrent systems by approximation.” 2018. Doctoral Dissertation, University of Oxford. Accessed March 01, 2021. http://ora.ox.ac.uk/objects/uuid:f75c782c-a168-49b3-bfed-e2715f027157 ; https://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.770542.

MLA Handbook (7th Edition):

Antonino, Pedro Ribeiro Gonçalves. “Verifying concurrent systems by approximation.” 2018. Web. 01 Mar 2021.

Vancouver:

Antonino PRG. Verifying concurrent systems by approximation. [Internet] [Doctoral dissertation]. University of Oxford; 2018. [cited 2021 Mar 01]. Available from: http://ora.ox.ac.uk/objects/uuid:f75c782c-a168-49b3-bfed-e2715f027157 ; https://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.770542.

Council of Science Editors:

Antonino PRG. Verifying concurrent systems by approximation. [Doctoral Dissertation]. University of Oxford; 2018. Available from: http://ora.ox.ac.uk/objects/uuid:f75c782c-a168-49b3-bfed-e2715f027157 ; https://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.770542


University of Waterloo

14. Shehata, Hazem. Formal Verification of Instruction Dependencies in Microprocessors.

Degree: 2011, University of Waterloo

 In microprocessors, achieving an efficient utilization of the execution units is a key factor in improving performance. However, maintaining an uninterrupted flow of instructions is… (more)

Subjects/Keywords: Formal Verification; Microprocessors

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Shehata, H. (2011). Formal Verification of Instruction Dependencies in Microprocessors. (Thesis). University of Waterloo. Retrieved from http://hdl.handle.net/10012/6102

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Shehata, Hazem. “Formal Verification of Instruction Dependencies in Microprocessors.” 2011. Thesis, University of Waterloo. Accessed March 01, 2021. http://hdl.handle.net/10012/6102.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Shehata, Hazem. “Formal Verification of Instruction Dependencies in Microprocessors.” 2011. Web. 01 Mar 2021.

Vancouver:

Shehata H. Formal Verification of Instruction Dependencies in Microprocessors. [Internet] [Thesis]. University of Waterloo; 2011. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/10012/6102.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Shehata H. Formal Verification of Instruction Dependencies in Microprocessors. [Thesis]. University of Waterloo; 2011. Available from: http://hdl.handle.net/10012/6102

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Vanderbilt University

15. -3587-2557. Combining Reachable Set Computation with Neuron Coverage.

Degree: MS, Computer Science, 2020, Vanderbilt University

 As the use of Deep Neural Networks (DNN) continues to increase in the field of Cyber Physical Systems (CPS), we need more methods of guaranteeing… (more)

Subjects/Keywords: Machine Learning; Verification

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

-3587-2557. (2020). Combining Reachable Set Computation with Neuron Coverage. (Masters Thesis). Vanderbilt University. Retrieved from http://hdl.handle.net/1803/15959

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Chicago Manual of Style (16th Edition):

-3587-2557. “Combining Reachable Set Computation with Neuron Coverage.” 2020. Masters Thesis, Vanderbilt University. Accessed March 01, 2021. http://hdl.handle.net/1803/15959.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

MLA Handbook (7th Edition):

-3587-2557. “Combining Reachable Set Computation with Neuron Coverage.” 2020. Web. 01 Mar 2021.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Vancouver:

-3587-2557. Combining Reachable Set Computation with Neuron Coverage. [Internet] [Masters thesis]. Vanderbilt University; 2020. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/1803/15959.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Council of Science Editors:

-3587-2557. Combining Reachable Set Computation with Neuron Coverage. [Masters Thesis]. Vanderbilt University; 2020. Available from: http://hdl.handle.net/1803/15959

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete


Texas A&M University

16. Kottapalli, Venkateshwar. Formal Verification of a MESI-based Cache Implementation.

Degree: MS, Computer Engineering, 2017, Texas A&M University

 Cache coherency is crucial to multi-core systems with a shared memory programming model. Coherency protocols have been formally verified at the architectural level with relative… (more)

Subjects/Keywords: Verification; Cache; Coherence; Memory Consistency; Formal Verification; Model Checking; RTL; Formal Property Verification; UVM; MESI

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kottapalli, V. (2017). Formal Verification of a MESI-based Cache Implementation. (Masters Thesis). Texas A&M University. Retrieved from http://hdl.handle.net/1969.1/165866

Chicago Manual of Style (16th Edition):

Kottapalli, Venkateshwar. “Formal Verification of a MESI-based Cache Implementation.” 2017. Masters Thesis, Texas A&M University. Accessed March 01, 2021. http://hdl.handle.net/1969.1/165866.

MLA Handbook (7th Edition):

Kottapalli, Venkateshwar. “Formal Verification of a MESI-based Cache Implementation.” 2017. Web. 01 Mar 2021.

Vancouver:

Kottapalli V. Formal Verification of a MESI-based Cache Implementation. [Internet] [Masters thesis]. Texas A&M University; 2017. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/1969.1/165866.

Council of Science Editors:

Kottapalli V. Formal Verification of a MESI-based Cache Implementation. [Masters Thesis]. Texas A&M University; 2017. Available from: http://hdl.handle.net/1969.1/165866

17. Matthews, Opeoluwa. A Formal Framework for Designing Verifiable Protocols .

Degree: 2017, Duke University

  Protocols play critical roles in computer systems today, including managing resources, facilitating communication, and coordinating actions of components. It is highly desirable to formally… (more)

Subjects/Keywords: Computer engineering; Cache Coherence; Formal Verification; Model Checking; Parameterized verification; Protocols; Verification-aware architecture

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Matthews, O. (2017). A Formal Framework for Designing Verifiable Protocols . (Thesis). Duke University. Retrieved from http://hdl.handle.net/10161/16236

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Matthews, Opeoluwa. “A Formal Framework for Designing Verifiable Protocols .” 2017. Thesis, Duke University. Accessed March 01, 2021. http://hdl.handle.net/10161/16236.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Matthews, Opeoluwa. “A Formal Framework for Designing Verifiable Protocols .” 2017. Web. 01 Mar 2021.

Vancouver:

Matthews O. A Formal Framework for Designing Verifiable Protocols . [Internet] [Thesis]. Duke University; 2017. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/10161/16236.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Matthews O. A Formal Framework for Designing Verifiable Protocols . [Thesis]. Duke University; 2017. Available from: http://hdl.handle.net/10161/16236

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Clemson University

18. Afnan, Shamama. Comparison GMM and SVM Classifier for Automatic Speaker Verification.

Degree: MS, Electrical Engineering, 2015, Clemson University

  The objective of this thesis is to develop automatic text-independent speaker verification systems using unconstrained telephone conversational speech. We began by performing a Gaussian… (more)

Subjects/Keywords: Digital Signal Processing; GMM in Speaker Verification; Speaker Verification; SVM in Speaker Verification; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Afnan, S. (2015). Comparison GMM and SVM Classifier for Automatic Speaker Verification. (Masters Thesis). Clemson University. Retrieved from https://tigerprints.clemson.edu/all_theses/2228

Chicago Manual of Style (16th Edition):

Afnan, Shamama. “Comparison GMM and SVM Classifier for Automatic Speaker Verification.” 2015. Masters Thesis, Clemson University. Accessed March 01, 2021. https://tigerprints.clemson.edu/all_theses/2228.

MLA Handbook (7th Edition):

Afnan, Shamama. “Comparison GMM and SVM Classifier for Automatic Speaker Verification.” 2015. Web. 01 Mar 2021.

Vancouver:

Afnan S. Comparison GMM and SVM Classifier for Automatic Speaker Verification. [Internet] [Masters thesis]. Clemson University; 2015. [cited 2021 Mar 01]. Available from: https://tigerprints.clemson.edu/all_theses/2228.

Council of Science Editors:

Afnan S. Comparison GMM and SVM Classifier for Automatic Speaker Verification. [Masters Thesis]. Clemson University; 2015. Available from: https://tigerprints.clemson.edu/all_theses/2228

19. Kawasaki, Toru. Regular Expression Timing Simulation of Logic Circuits Based on Implicit Manipulation of Finite Automata : 有限オートマンの非明示的処理を用いた正則表現タイミングシミュレーション; ユウゲン オートマン ノ ヒメイジテキ ショリ オ モチイタ セイソク ヒョウゲン タイミング シミュレーション.

Degree: Nara Institute of Science and Technology / 奈良先端科学技術大学院大学

Subjects/Keywords: timing verification

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kawasaki, T. (n.d.). Regular Expression Timing Simulation of Logic Circuits Based on Implicit Manipulation of Finite Automata : 有限オートマンの非明示的処理を用いた正則表現タイミングシミュレーション; ユウゲン オートマン ノ ヒメイジテキ ショリ オ モチイタ セイソク ヒョウゲン タイミング シミュレーション. (Thesis). Nara Institute of Science and Technology / 奈良先端科学技術大学院大学. Retrieved from http://hdl.handle.net/10061/2350

Note: this citation may be lacking information needed for this citation format:
No year of publication.
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Kawasaki, Toru. “Regular Expression Timing Simulation of Logic Circuits Based on Implicit Manipulation of Finite Automata : 有限オートマンの非明示的処理を用いた正則表現タイミングシミュレーション; ユウゲン オートマン ノ ヒメイジテキ ショリ オ モチイタ セイソク ヒョウゲン タイミング シミュレーション.” Thesis, Nara Institute of Science and Technology / 奈良先端科学技術大学院大学. Accessed March 01, 2021. http://hdl.handle.net/10061/2350.

Note: this citation may be lacking information needed for this citation format:
No year of publication.
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Kawasaki, Toru. “Regular Expression Timing Simulation of Logic Circuits Based on Implicit Manipulation of Finite Automata : 有限オートマンの非明示的処理を用いた正則表現タイミングシミュレーション; ユウゲン オートマン ノ ヒメイジテキ ショリ オ モチイタ セイソク ヒョウゲン タイミング シミュレーション.” Web. 01 Mar 2021.

Note: this citation may be lacking information needed for this citation format:
No year of publication.

Vancouver:

Kawasaki T. Regular Expression Timing Simulation of Logic Circuits Based on Implicit Manipulation of Finite Automata : 有限オートマンの非明示的処理を用いた正則表現タイミングシミュレーション; ユウゲン オートマン ノ ヒメイジテキ ショリ オ モチイタ セイソク ヒョウゲン タイミング シミュレーション. [Internet] [Thesis]. Nara Institute of Science and Technology / 奈良先端科学技術大学院大学; [cited 2021 Mar 01]. Available from: http://hdl.handle.net/10061/2350.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation
No year of publication.

Council of Science Editors:

Kawasaki T. Regular Expression Timing Simulation of Logic Circuits Based on Implicit Manipulation of Finite Automata : 有限オートマンの非明示的処理を用いた正則表現タイミングシミュレーション; ユウゲン オートマン ノ ヒメイジテキ ショリ オ モチイタ セイソク ヒョウゲン タイミング シミュレーション. [Thesis]. Nara Institute of Science and Technology / 奈良先端科学技術大学院大学; Available from: http://hdl.handle.net/10061/2350

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation
No year of publication.


University of Utah

20. Vakkalanka, Sarvani. Efficient dynamic verification algorithms for MPI applications.

Degree: PhD, Computing (School of);, 2010, University of Utah

 The Message Passing Interface (MPI) Application Programming Interface (API) is widely used in almost all high performance College of Engineering; applications. Yet, conventional debugging tools… (more)

Subjects/Keywords: Dynamic verification; MPI; Testing

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Vakkalanka, S. (2010). Efficient dynamic verification algorithms for MPI applications. (Doctoral Dissertation). University of Utah. Retrieved from http://content.lib.utah.edu/cdm/singleitem/collection/etd2/id/882/rec/406

Chicago Manual of Style (16th Edition):

Vakkalanka, Sarvani. “Efficient dynamic verification algorithms for MPI applications.” 2010. Doctoral Dissertation, University of Utah. Accessed March 01, 2021. http://content.lib.utah.edu/cdm/singleitem/collection/etd2/id/882/rec/406.

MLA Handbook (7th Edition):

Vakkalanka, Sarvani. “Efficient dynamic verification algorithms for MPI applications.” 2010. Web. 01 Mar 2021.

Vancouver:

Vakkalanka S. Efficient dynamic verification algorithms for MPI applications. [Internet] [Doctoral dissertation]. University of Utah; 2010. [cited 2021 Mar 01]. Available from: http://content.lib.utah.edu/cdm/singleitem/collection/etd2/id/882/rec/406.

Council of Science Editors:

Vakkalanka S. Efficient dynamic verification algorithms for MPI applications. [Doctoral Dissertation]. University of Utah; 2010. Available from: http://content.lib.utah.edu/cdm/singleitem/collection/etd2/id/882/rec/406


University of Utah

21. Thacker, Robert A. New verification method for embedded systems.

Degree: PhD, College of Engineering; (School of);, 2010, University of Utah

 Cyber-physical systems, in which computers control real-world mechanisms, are ever more pervasive in our society. These complex systems, containing a mixture of software, digital hardware,… (more)

Subjects/Keywords: Embedded systems; Petri nets; Verification

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Thacker, R. A. (2010). New verification method for embedded systems. (Doctoral Dissertation). University of Utah. Retrieved from http://content.lib.utah.edu/cdm/singleitem/collection/etd2/id/1152/rec/817

Chicago Manual of Style (16th Edition):

Thacker, Robert A. “New verification method for embedded systems.” 2010. Doctoral Dissertation, University of Utah. Accessed March 01, 2021. http://content.lib.utah.edu/cdm/singleitem/collection/etd2/id/1152/rec/817.

MLA Handbook (7th Edition):

Thacker, Robert A. “New verification method for embedded systems.” 2010. Web. 01 Mar 2021.

Vancouver:

Thacker RA. New verification method for embedded systems. [Internet] [Doctoral dissertation]. University of Utah; 2010. [cited 2021 Mar 01]. Available from: http://content.lib.utah.edu/cdm/singleitem/collection/etd2/id/1152/rec/817.

Council of Science Editors:

Thacker RA. New verification method for embedded systems. [Doctoral Dissertation]. University of Utah; 2010. Available from: http://content.lib.utah.edu/cdm/singleitem/collection/etd2/id/1152/rec/817

22. Ochoa Ronderos, Martín. Model based security guarantees and change.

Degree: 2012, Technische Universität Dortmund

 Achieving security in practical systems is a hard task. As it is the case for other critical system properties (i.e. safety), security should be a… (more)

Subjects/Keywords: Security; UML; Verification; 004

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ochoa Ronderos, M. (2012). Model based security guarantees and change. (Thesis). Technische Universität Dortmund. Retrieved from http://hdl.handle.net/2003/29594

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Ochoa Ronderos, Martín. “Model based security guarantees and change.” 2012. Thesis, Technische Universität Dortmund. Accessed March 01, 2021. http://hdl.handle.net/2003/29594.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Ochoa Ronderos, Martín. “Model based security guarantees and change.” 2012. Web. 01 Mar 2021.

Vancouver:

Ochoa Ronderos M. Model based security guarantees and change. [Internet] [Thesis]. Technische Universität Dortmund; 2012. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/2003/29594.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Ochoa Ronderos M. Model based security guarantees and change. [Thesis]. Technische Universität Dortmund; 2012. Available from: http://hdl.handle.net/2003/29594

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Rochester Institute of Technology

23. Savarese, Kyle. Formal Verification of Receipt Validation in Chaum’s Scheme.

Degree: MS, Computer Science (GCCIS), 2017, Rochester Institute of Technology

  In the aftermath of the United States Presidential election, more and more frequently there are calls for voters to be able to place their… (more)

Subjects/Keywords: C; Coq; Verification; VST

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Savarese, K. (2017). Formal Verification of Receipt Validation in Chaum’s Scheme. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/9466

Chicago Manual of Style (16th Edition):

Savarese, Kyle. “Formal Verification of Receipt Validation in Chaum’s Scheme.” 2017. Masters Thesis, Rochester Institute of Technology. Accessed March 01, 2021. https://scholarworks.rit.edu/theses/9466.

MLA Handbook (7th Edition):

Savarese, Kyle. “Formal Verification of Receipt Validation in Chaum’s Scheme.” 2017. Web. 01 Mar 2021.

Vancouver:

Savarese K. Formal Verification of Receipt Validation in Chaum’s Scheme. [Internet] [Masters thesis]. Rochester Institute of Technology; 2017. [cited 2021 Mar 01]. Available from: https://scholarworks.rit.edu/theses/9466.

Council of Science Editors:

Savarese K. Formal Verification of Receipt Validation in Chaum’s Scheme. [Masters Thesis]. Rochester Institute of Technology; 2017. Available from: https://scholarworks.rit.edu/theses/9466


Cornell University

24. Mamouras, Konstantinos. Extensions Of Kleene Algebra For Program Verification.

Degree: PhD, Computer Science, 2015, Cornell University

 Kleene algebra (KA) is an algebraic system that captures completely the laws of equivalence for regular expressions. It is also useful for reasoning about a… (more)

Subjects/Keywords: Kleene algebra; program verification; completeness

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Mamouras, K. (2015). Extensions Of Kleene Algebra For Program Verification. (Doctoral Dissertation). Cornell University. Retrieved from http://hdl.handle.net/1813/40960

Chicago Manual of Style (16th Edition):

Mamouras, Konstantinos. “Extensions Of Kleene Algebra For Program Verification.” 2015. Doctoral Dissertation, Cornell University. Accessed March 01, 2021. http://hdl.handle.net/1813/40960.

MLA Handbook (7th Edition):

Mamouras, Konstantinos. “Extensions Of Kleene Algebra For Program Verification.” 2015. Web. 01 Mar 2021.

Vancouver:

Mamouras K. Extensions Of Kleene Algebra For Program Verification. [Internet] [Doctoral dissertation]. Cornell University; 2015. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/1813/40960.

Council of Science Editors:

Mamouras K. Extensions Of Kleene Algebra For Program Verification. [Doctoral Dissertation]. Cornell University; 2015. Available from: http://hdl.handle.net/1813/40960

25. Sekar, Mummalaneni Raja. Face Verification Using support Vector Machines with Histogram Intersection Kernal; -.

Degree: Compute Science Engineering, 2013, Jawaharlal Nehru Technological University, Hyderabad

Face verification is an image categorization procedure. In this the face of the person is identified by using the given set of images. The precision… (more)

Subjects/Keywords: Histogram; Intersection; Machines; support; Verification

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sekar, M. R. (2013). Face Verification Using support Vector Machines with Histogram Intersection Kernal; -. (Thesis). Jawaharlal Nehru Technological University, Hyderabad. Retrieved from http://shodhganga.inflibnet.ac.in/handle/10603/19858

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Sekar, Mummalaneni Raja. “Face Verification Using support Vector Machines with Histogram Intersection Kernal; -.” 2013. Thesis, Jawaharlal Nehru Technological University, Hyderabad. Accessed March 01, 2021. http://shodhganga.inflibnet.ac.in/handle/10603/19858.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Sekar, Mummalaneni Raja. “Face Verification Using support Vector Machines with Histogram Intersection Kernal; -.” 2013. Web. 01 Mar 2021.

Vancouver:

Sekar MR. Face Verification Using support Vector Machines with Histogram Intersection Kernal; -. [Internet] [Thesis]. Jawaharlal Nehru Technological University, Hyderabad; 2013. [cited 2021 Mar 01]. Available from: http://shodhganga.inflibnet.ac.in/handle/10603/19858.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Sekar MR. Face Verification Using support Vector Machines with Histogram Intersection Kernal; -. [Thesis]. Jawaharlal Nehru Technological University, Hyderabad; 2013. Available from: http://shodhganga.inflibnet.ac.in/handle/10603/19858

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Texas A&M University

26. Kumar, Rohit. Timing Verification of Adaptive Integrated Circuits.

Degree: MS, Computer Engineering, 2014, Texas A&M University

 An adaptive circuit can perform built-in self-detection of timing variations and accordingly adjust itself to avoid timing violations. Compared with conventional over-design approach, adaptive circuit… (more)

Subjects/Keywords: Timing Verification; Adaptive circuits

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kumar, R. (2014). Timing Verification of Adaptive Integrated Circuits. (Masters Thesis). Texas A&M University. Retrieved from http://hdl.handle.net/1969.1/153648

Chicago Manual of Style (16th Edition):

Kumar, Rohit. “Timing Verification of Adaptive Integrated Circuits.” 2014. Masters Thesis, Texas A&M University. Accessed March 01, 2021. http://hdl.handle.net/1969.1/153648.

MLA Handbook (7th Edition):

Kumar, Rohit. “Timing Verification of Adaptive Integrated Circuits.” 2014. Web. 01 Mar 2021.

Vancouver:

Kumar R. Timing Verification of Adaptive Integrated Circuits. [Internet] [Masters thesis]. Texas A&M University; 2014. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/1969.1/153648.

Council of Science Editors:

Kumar R. Timing Verification of Adaptive Integrated Circuits. [Masters Thesis]. Texas A&M University; 2014. Available from: http://hdl.handle.net/1969.1/153648


McMaster University

27. Zhong, Hongsheng. Secure and Trusted Partial White-box Verification Based on Garbled Circuits.

Degree: MSc, 2016, McMaster University

Verification is a process that checks whether a program G, implemented by a devel- oper, correctly complies with the corresponding requirement specifications. A verifier, whose… (more)

Subjects/Keywords: Cryptography; Software Engineering; Software Verification

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zhong, H. (2016). Secure and Trusted Partial White-box Verification Based on Garbled Circuits. (Masters Thesis). McMaster University. Retrieved from http://hdl.handle.net/11375/20551

Chicago Manual of Style (16th Edition):

Zhong, Hongsheng. “Secure and Trusted Partial White-box Verification Based on Garbled Circuits.” 2016. Masters Thesis, McMaster University. Accessed March 01, 2021. http://hdl.handle.net/11375/20551.

MLA Handbook (7th Edition):

Zhong, Hongsheng. “Secure and Trusted Partial White-box Verification Based on Garbled Circuits.” 2016. Web. 01 Mar 2021.

Vancouver:

Zhong H. Secure and Trusted Partial White-box Verification Based on Garbled Circuits. [Internet] [Masters thesis]. McMaster University; 2016. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/11375/20551.

Council of Science Editors:

Zhong H. Secure and Trusted Partial White-box Verification Based on Garbled Circuits. [Masters Thesis]. McMaster University; 2016. Available from: http://hdl.handle.net/11375/20551


Victoria University of Wellington

28. Palmer, Benjamin Philip. Anonymously Establishing Digital Provenance in Reseller Chains.

Degree: 2012, Victoria University of Wellington

 An increasing number of products are exclusively digital items, such as media files, licenses, services, or subscriptions. In many cases customers do not purchase these… (more)

Subjects/Keywords: Provenance; e-Commerce; Verification

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Palmer, B. P. (2012). Anonymously Establishing Digital Provenance in Reseller Chains. (Doctoral Dissertation). Victoria University of Wellington. Retrieved from http://hdl.handle.net/10063/2281

Chicago Manual of Style (16th Edition):

Palmer, Benjamin Philip. “Anonymously Establishing Digital Provenance in Reseller Chains.” 2012. Doctoral Dissertation, Victoria University of Wellington. Accessed March 01, 2021. http://hdl.handle.net/10063/2281.

MLA Handbook (7th Edition):

Palmer, Benjamin Philip. “Anonymously Establishing Digital Provenance in Reseller Chains.” 2012. Web. 01 Mar 2021.

Vancouver:

Palmer BP. Anonymously Establishing Digital Provenance in Reseller Chains. [Internet] [Doctoral dissertation]. Victoria University of Wellington; 2012. [cited 2021 Mar 01]. Available from: http://hdl.handle.net/10063/2281.

Council of Science Editors:

Palmer BP. Anonymously Establishing Digital Provenance in Reseller Chains. [Doctoral Dissertation]. Victoria University of Wellington; 2012. Available from: http://hdl.handle.net/10063/2281

29. Ochoa Ronderos, Martín. Model based security guarantees and change.

Degree: 2012, Technische Universität Dortmund

 Achieving security in practical systems is a hard task. As it is the case for other critical system properties (i.e. safety), security should be a… (more)

Subjects/Keywords: Security; UML; Verification; 004

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ochoa Ronderos, M. (2012). Model based security guarantees and change. (Doctoral Dissertation). Technische Universität Dortmund. Retrieved from http://dx.doi.org/10.17877/DE290R-4859

Chicago Manual of Style (16th Edition):

Ochoa Ronderos, Martín. “Model based security guarantees and change.” 2012. Doctoral Dissertation, Technische Universität Dortmund. Accessed March 01, 2021. http://dx.doi.org/10.17877/DE290R-4859.

MLA Handbook (7th Edition):

Ochoa Ronderos, Martín. “Model based security guarantees and change.” 2012. Web. 01 Mar 2021.

Vancouver:

Ochoa Ronderos M. Model based security guarantees and change. [Internet] [Doctoral dissertation]. Technische Universität Dortmund; 2012. [cited 2021 Mar 01]. Available from: http://dx.doi.org/10.17877/DE290R-4859.

Council of Science Editors:

Ochoa Ronderos M. Model based security guarantees and change. [Doctoral Dissertation]. Technische Universität Dortmund; 2012. Available from: http://dx.doi.org/10.17877/DE290R-4859


University of Delaware

30. Ralston, Michael. Topics in computability, complexity, constructivity & provability: Topics in computability, complexity, constructivity and provability.

Degree: PhD, University of Delaware, Department of Computer and Information Sciences, 2014, University of Delaware

 The three content chapters of this doctoral dissertation involve each of the concepts Computability, Complexity, Constructivity & Provability from the title. One of these chapters… (more)

Subjects/Keywords: Computational complexity.; Computer programs  – Verification.

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ralston, M. (2014). Topics in computability, complexity, constructivity & provability: Topics in computability, complexity, constructivity and provability. (Doctoral Dissertation). University of Delaware. Retrieved from http://udspace.udel.edu/handle/19716/13413

Chicago Manual of Style (16th Edition):

Ralston, Michael. “Topics in computability, complexity, constructivity & provability: Topics in computability, complexity, constructivity and provability.” 2014. Doctoral Dissertation, University of Delaware. Accessed March 01, 2021. http://udspace.udel.edu/handle/19716/13413.

MLA Handbook (7th Edition):

Ralston, Michael. “Topics in computability, complexity, constructivity & provability: Topics in computability, complexity, constructivity and provability.” 2014. Web. 01 Mar 2021.

Vancouver:

Ralston M. Topics in computability, complexity, constructivity & provability: Topics in computability, complexity, constructivity and provability. [Internet] [Doctoral dissertation]. University of Delaware; 2014. [cited 2021 Mar 01]. Available from: http://udspace.udel.edu/handle/19716/13413.

Council of Science Editors:

Ralston M. Topics in computability, complexity, constructivity & provability: Topics in computability, complexity, constructivity and provability. [Doctoral Dissertation]. University of Delaware; 2014. Available from: http://udspace.udel.edu/handle/19716/13413

[1] [2] [3] [4] [5] … [77]

.