Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for subject:(SAR ADC). Showing records 1 – 30 of 67 total matches.

[1] [2] [3]

Search Limiters

Last 2 Years | English Only

Levels

▼ Search Limiters


University of Texas – Austin

1. Gulati, Paridhi. A 10-bit, 10Msps pipelined ADC with first stage conventional SAR ADC and second stage multi-bit per cycle SAR ADC.

Degree: MSin Engineering, Electrical and Computer Engineering, 2016, University of Texas – Austin

 A pipelined ADC is generally used for high speeds and high resolutions in applications where latency is not a major concern. This project involves the… (more)

Subjects/Keywords: Pipelined ADC; SAR ADC

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Gulati, P. (2016). A 10-bit, 10Msps pipelined ADC with first stage conventional SAR ADC and second stage multi-bit per cycle SAR ADC. (Masters Thesis). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/65964

Chicago Manual of Style (16th Edition):

Gulati, Paridhi. “A 10-bit, 10Msps pipelined ADC with first stage conventional SAR ADC and second stage multi-bit per cycle SAR ADC.” 2016. Masters Thesis, University of Texas – Austin. Accessed October 21, 2020. http://hdl.handle.net/2152/65964.

MLA Handbook (7th Edition):

Gulati, Paridhi. “A 10-bit, 10Msps pipelined ADC with first stage conventional SAR ADC and second stage multi-bit per cycle SAR ADC.” 2016. Web. 21 Oct 2020.

Vancouver:

Gulati P. A 10-bit, 10Msps pipelined ADC with first stage conventional SAR ADC and second stage multi-bit per cycle SAR ADC. [Internet] [Masters thesis]. University of Texas – Austin; 2016. [cited 2020 Oct 21]. Available from: http://hdl.handle.net/2152/65964.

Council of Science Editors:

Gulati P. A 10-bit, 10Msps pipelined ADC with first stage conventional SAR ADC and second stage multi-bit per cycle SAR ADC. [Masters Thesis]. University of Texas – Austin; 2016. Available from: http://hdl.handle.net/2152/65964

2. Hallström, Claes. Design and Implementation of a Digitally Compensated N-Bit C-xC SAR ADC Model : Optimization of an Eight-Bit C-xC SAR ADC.

Degree: The Institute of Technology, 2013, Linköping UniversityLinköping University

  In this master’s thesis a model of a digitally compensated N-bit C-xC sar adc was developed.The architecture uses charge redistribution in a C-xC capacitor… (more)

Subjects/Keywords: adc; sar; digital calibration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hallström, C. (2013). Design and Implementation of a Digitally Compensated N-Bit C-xC SAR ADC Model : Optimization of an Eight-Bit C-xC SAR ADC. (Thesis). Linköping UniversityLinköping University. Retrieved from http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-97400

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Hallström, Claes. “Design and Implementation of a Digitally Compensated N-Bit C-xC SAR ADC Model : Optimization of an Eight-Bit C-xC SAR ADC.” 2013. Thesis, Linköping UniversityLinköping University. Accessed October 21, 2020. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-97400.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Hallström, Claes. “Design and Implementation of a Digitally Compensated N-Bit C-xC SAR ADC Model : Optimization of an Eight-Bit C-xC SAR ADC.” 2013. Web. 21 Oct 2020.

Vancouver:

Hallström C. Design and Implementation of a Digitally Compensated N-Bit C-xC SAR ADC Model : Optimization of an Eight-Bit C-xC SAR ADC. [Internet] [Thesis]. Linköping UniversityLinköping University; 2013. [cited 2020 Oct 21]. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-97400.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Hallström C. Design and Implementation of a Digitally Compensated N-Bit C-xC SAR ADC Model : Optimization of an Eight-Bit C-xC SAR ADC. [Thesis]. Linköping UniversityLinköping University; 2013. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-97400

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Delft University of Technology

3. Hu, W. (author). A 9-bit 33MHz Hybrid SAR Single-slope ADC.

Degree: 2015, Delft University of Technology

In this work a 9-bit, 33MHz hybrid SAR single-slope ADC for element-level digitization in 2D ultrasound transducer arrays is presented. This hybrid architecture consists of… (more)

Subjects/Keywords: ADC; Hybrid SAR single-slope

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hu, W. (. (2015). A 9-bit 33MHz Hybrid SAR Single-slope ADC. (Masters Thesis). Delft University of Technology. Retrieved from http://resolver.tudelft.nl/uuid:d9773876-5527-473a-a2d0-64cad121a842

Chicago Manual of Style (16th Edition):

Hu, W (author). “A 9-bit 33MHz Hybrid SAR Single-slope ADC.” 2015. Masters Thesis, Delft University of Technology. Accessed October 21, 2020. http://resolver.tudelft.nl/uuid:d9773876-5527-473a-a2d0-64cad121a842.

MLA Handbook (7th Edition):

Hu, W (author). “A 9-bit 33MHz Hybrid SAR Single-slope ADC.” 2015. Web. 21 Oct 2020.

Vancouver:

Hu W(. A 9-bit 33MHz Hybrid SAR Single-slope ADC. [Internet] [Masters thesis]. Delft University of Technology; 2015. [cited 2020 Oct 21]. Available from: http://resolver.tudelft.nl/uuid:d9773876-5527-473a-a2d0-64cad121a842.

Council of Science Editors:

Hu W(. A 9-bit 33MHz Hybrid SAR Single-slope ADC. [Masters Thesis]. Delft University of Technology; 2015. Available from: http://resolver.tudelft.nl/uuid:d9773876-5527-473a-a2d0-64cad121a842


Delft University of Technology

4. Shi, Yixin (author). A Low-Power Area-Efficient SAR-Assisted Hybrid ADC for Ultrasound Imaging.

Degree: 2017, Delft University of Technology

This thesis presents a Low-Power Area-Ecient SAR-Assisted Hybrid ADC for ultra- sound imaging systems. This ADC combines a 5-bit SAR ADC per channel with a… (more)

Subjects/Keywords: Hybrid ADC; SAR; ultrasound imaging

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Shi, Y. (. (2017). A Low-Power Area-Efficient SAR-Assisted Hybrid ADC for Ultrasound Imaging. (Masters Thesis). Delft University of Technology. Retrieved from http://resolver.tudelft.nl/uuid:b38b134c-88a8-4fe8-a706-68abb0a715cc

Chicago Manual of Style (16th Edition):

Shi, Yixin (author). “A Low-Power Area-Efficient SAR-Assisted Hybrid ADC for Ultrasound Imaging.” 2017. Masters Thesis, Delft University of Technology. Accessed October 21, 2020. http://resolver.tudelft.nl/uuid:b38b134c-88a8-4fe8-a706-68abb0a715cc.

MLA Handbook (7th Edition):

Shi, Yixin (author). “A Low-Power Area-Efficient SAR-Assisted Hybrid ADC for Ultrasound Imaging.” 2017. Web. 21 Oct 2020.

Vancouver:

Shi Y(. A Low-Power Area-Efficient SAR-Assisted Hybrid ADC for Ultrasound Imaging. [Internet] [Masters thesis]. Delft University of Technology; 2017. [cited 2020 Oct 21]. Available from: http://resolver.tudelft.nl/uuid:b38b134c-88a8-4fe8-a706-68abb0a715cc.

Council of Science Editors:

Shi Y(. A Low-Power Area-Efficient SAR-Assisted Hybrid ADC for Ultrasound Imaging. [Masters Thesis]. Delft University of Technology; 2017. Available from: http://resolver.tudelft.nl/uuid:b38b134c-88a8-4fe8-a706-68abb0a715cc


Delft University of Technology

5. Tatu, Cristian Ionut (author). An Error Feedback Noise Shaping SAR ADC.

Degree: 2019, Delft University of Technology

Analog-to-digital converters are important blocks in any electronic system which act as a bridge between analog signals and digital processors. The conventional SAR ADC employs… (more)

Subjects/Keywords: Noise Shaping SAR ADC; SAR ADC; capacitive DAC; switching scheme; CMOS; energy efficient; ADC

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tatu, C. I. (. (2019). An Error Feedback Noise Shaping SAR ADC. (Masters Thesis). Delft University of Technology. Retrieved from http://resolver.tudelft.nl/uuid:2ffea978-0a5c-4474-8460-7bdf9046866a

Chicago Manual of Style (16th Edition):

Tatu, Cristian Ionut (author). “An Error Feedback Noise Shaping SAR ADC.” 2019. Masters Thesis, Delft University of Technology. Accessed October 21, 2020. http://resolver.tudelft.nl/uuid:2ffea978-0a5c-4474-8460-7bdf9046866a.

MLA Handbook (7th Edition):

Tatu, Cristian Ionut (author). “An Error Feedback Noise Shaping SAR ADC.” 2019. Web. 21 Oct 2020.

Vancouver:

Tatu CI(. An Error Feedback Noise Shaping SAR ADC. [Internet] [Masters thesis]. Delft University of Technology; 2019. [cited 2020 Oct 21]. Available from: http://resolver.tudelft.nl/uuid:2ffea978-0a5c-4474-8460-7bdf9046866a.

Council of Science Editors:

Tatu CI(. An Error Feedback Noise Shaping SAR ADC. [Masters Thesis]. Delft University of Technology; 2019. Available from: http://resolver.tudelft.nl/uuid:2ffea978-0a5c-4474-8460-7bdf9046866a


Oregon State University

6. Guerber, Jon. Time and statistical information utilization in high efficiency sub-micron CMOS successive approximation analog to digital converters.

Degree: PhD, Electrical and Computer Engineering, 2012, Oregon State University

 In an industrial and consumer electronic marketplace that is increasingly demanding greater real-world interactivity in portable and distributed devices, analog to digital converter efficiency and… (more)

Subjects/Keywords: SAR ADC; Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Guerber, J. (2012). Time and statistical information utilization in high efficiency sub-micron CMOS successive approximation analog to digital converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/36019

Chicago Manual of Style (16th Edition):

Guerber, Jon. “Time and statistical information utilization in high efficiency sub-micron CMOS successive approximation analog to digital converters.” 2012. Doctoral Dissertation, Oregon State University. Accessed October 21, 2020. http://hdl.handle.net/1957/36019.

MLA Handbook (7th Edition):

Guerber, Jon. “Time and statistical information utilization in high efficiency sub-micron CMOS successive approximation analog to digital converters.” 2012. Web. 21 Oct 2020.

Vancouver:

Guerber J. Time and statistical information utilization in high efficiency sub-micron CMOS successive approximation analog to digital converters. [Internet] [Doctoral dissertation]. Oregon State University; 2012. [cited 2020 Oct 21]. Available from: http://hdl.handle.net/1957/36019.

Council of Science Editors:

Guerber J. Time and statistical information utilization in high efficiency sub-micron CMOS successive approximation analog to digital converters. [Doctoral Dissertation]. Oregon State University; 2012. Available from: http://hdl.handle.net/1957/36019


University of Minnesota

7. Palani, Rakesh Kumar. Design of PVT Tolerant Inverter Based Circuits for Low Supply Voltages.

Degree: PhD, Electrical Engineering, 2015, University of Minnesota

 Rapid advances in the field of integrated circuit design has been advantageous from the point of view of cost and miniaturization. Although technology scaling is… (more)

Subjects/Keywords: Amplifiers; Biasing; filters; Inverters; PVT; SAR ADC

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Palani, R. K. (2015). Design of PVT Tolerant Inverter Based Circuits for Low Supply Voltages. (Doctoral Dissertation). University of Minnesota. Retrieved from http://hdl.handle.net/11299/190512

Chicago Manual of Style (16th Edition):

Palani, Rakesh Kumar. “Design of PVT Tolerant Inverter Based Circuits for Low Supply Voltages.” 2015. Doctoral Dissertation, University of Minnesota. Accessed October 21, 2020. http://hdl.handle.net/11299/190512.

MLA Handbook (7th Edition):

Palani, Rakesh Kumar. “Design of PVT Tolerant Inverter Based Circuits for Low Supply Voltages.” 2015. Web. 21 Oct 2020.

Vancouver:

Palani RK. Design of PVT Tolerant Inverter Based Circuits for Low Supply Voltages. [Internet] [Doctoral dissertation]. University of Minnesota; 2015. [cited 2020 Oct 21]. Available from: http://hdl.handle.net/11299/190512.

Council of Science Editors:

Palani RK. Design of PVT Tolerant Inverter Based Circuits for Low Supply Voltages. [Doctoral Dissertation]. University of Minnesota; 2015. Available from: http://hdl.handle.net/11299/190512


University of Melbourne

8. Huynh, Anh Trong. Design and implementation of an 11-bit 50-MS/s ADC on 65-nm CMOS process.

Degree: 2013, University of Melbourne

 This thesis presents the design and implementation of an 11-bit 50-MS/s successive approximation register (SAR) analog-to-digital converter (ADC). This ADC features a comparator with input-referred… (more)

Subjects/Keywords: ADC; CMOS; DNL; INL; SNDR; SAR

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Huynh, A. T. (2013). Design and implementation of an 11-bit 50-MS/s ADC on 65-nm CMOS process. (Doctoral Dissertation). University of Melbourne. Retrieved from http://hdl.handle.net/11343/38026

Chicago Manual of Style (16th Edition):

Huynh, Anh Trong. “Design and implementation of an 11-bit 50-MS/s ADC on 65-nm CMOS process.” 2013. Doctoral Dissertation, University of Melbourne. Accessed October 21, 2020. http://hdl.handle.net/11343/38026.

MLA Handbook (7th Edition):

Huynh, Anh Trong. “Design and implementation of an 11-bit 50-MS/s ADC on 65-nm CMOS process.” 2013. Web. 21 Oct 2020.

Vancouver:

Huynh AT. Design and implementation of an 11-bit 50-MS/s ADC on 65-nm CMOS process. [Internet] [Doctoral dissertation]. University of Melbourne; 2013. [cited 2020 Oct 21]. Available from: http://hdl.handle.net/11343/38026.

Council of Science Editors:

Huynh AT. Design and implementation of an 11-bit 50-MS/s ADC on 65-nm CMOS process. [Doctoral Dissertation]. University of Melbourne; 2013. Available from: http://hdl.handle.net/11343/38026


University of Texas – Austin

9. -3568-5180. Direct sampling receivers for broadband communications.

Degree: PhD, Electrical and Computer Engineering, 2019, University of Texas – Austin

 Today everything tends to be connected in the Internet of Things (IoT) universe, where a broad variety of communication standards and technologies are used for… (more)

Subjects/Keywords: RFPGA; RF front end; ADC; SAR

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

-3568-5180. (2019). Direct sampling receivers for broadband communications. (Doctoral Dissertation). University of Texas – Austin. Retrieved from http://dx.doi.org/10.26153/tsw/2178

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Chicago Manual of Style (16th Edition):

-3568-5180. “Direct sampling receivers for broadband communications.” 2019. Doctoral Dissertation, University of Texas – Austin. Accessed October 21, 2020. http://dx.doi.org/10.26153/tsw/2178.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

MLA Handbook (7th Edition):

-3568-5180. “Direct sampling receivers for broadband communications.” 2019. Web. 21 Oct 2020.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Vancouver:

-3568-5180. Direct sampling receivers for broadband communications. [Internet] [Doctoral dissertation]. University of Texas – Austin; 2019. [cited 2020 Oct 21]. Available from: http://dx.doi.org/10.26153/tsw/2178.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Council of Science Editors:

-3568-5180. Direct sampling receivers for broadband communications. [Doctoral Dissertation]. University of Texas – Austin; 2019. Available from: http://dx.doi.org/10.26153/tsw/2178

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete


NSYSU

10. Chen, Bang-Cyuan. A High Speed Low Power Pipelined-SAR Analog to Digital Converter Design.

Degree: Master, Computer Science and Engineering, 2013, NSYSU

 A high speed and low power Pipelined-SAR ADC is proposed in this thesis. The Flash ADC which is often found in traditional Pipelined ADC is… (more)

Subjects/Keywords: SAR; ADC; Low Power; Pipelined-SAR ADC; Pipelined; Analog-to-Digital Converter

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chen, B. (2013). A High Speed Low Power Pipelined-SAR Analog to Digital Converter Design. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0625113-165815

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Chen, Bang-Cyuan. “A High Speed Low Power Pipelined-SAR Analog to Digital Converter Design.” 2013. Thesis, NSYSU. Accessed October 21, 2020. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0625113-165815.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Chen, Bang-Cyuan. “A High Speed Low Power Pipelined-SAR Analog to Digital Converter Design.” 2013. Web. 21 Oct 2020.

Vancouver:

Chen B. A High Speed Low Power Pipelined-SAR Analog to Digital Converter Design. [Internet] [Thesis]. NSYSU; 2013. [cited 2020 Oct 21]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0625113-165815.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chen B. A High Speed Low Power Pipelined-SAR Analog to Digital Converter Design. [Thesis]. NSYSU; 2013. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0625113-165815

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Linköping University

11. Hedayati, Raheleh. A Study of Successive Approximation Registers and Implementation of an Ultra-Low Power 10-bit SAR ADC in 65nm CMOS Technology.

Degree: Electronic Devices, 2011, Linköping University

  In recent years, there has been a growing need for Successive Approximation Register (SAR) Analog-to-Digital Converter in medical application such as pacemaker. The demand… (more)

Subjects/Keywords: SAR ADC; SAR Logic; Dynamic Comparator; Low Power

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hedayati, R. (2011). A Study of Successive Approximation Registers and Implementation of an Ultra-Low Power 10-bit SAR ADC in 65nm CMOS Technology. (Thesis). Linköping University. Retrieved from http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-72767

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Hedayati, Raheleh. “A Study of Successive Approximation Registers and Implementation of an Ultra-Low Power 10-bit SAR ADC in 65nm CMOS Technology.” 2011. Thesis, Linköping University. Accessed October 21, 2020. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-72767.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Hedayati, Raheleh. “A Study of Successive Approximation Registers and Implementation of an Ultra-Low Power 10-bit SAR ADC in 65nm CMOS Technology.” 2011. Web. 21 Oct 2020.

Vancouver:

Hedayati R. A Study of Successive Approximation Registers and Implementation of an Ultra-Low Power 10-bit SAR ADC in 65nm CMOS Technology. [Internet] [Thesis]. Linköping University; 2011. [cited 2020 Oct 21]. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-72767.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Hedayati R. A Study of Successive Approximation Registers and Implementation of an Ultra-Low Power 10-bit SAR ADC in 65nm CMOS Technology. [Thesis]. Linköping University; 2011. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-72767

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Texas – Austin

12. Chen, Long. Design techniques for low-power SAR ADCs in nano-scale CMOS technologies.

Degree: PhD, Electrical and Computer engineering, 2016, University of Texas – Austin

 This thesis presents low power design techniques for successive approximation register (SAR) analog-to-digital converters (ADCs) in nano-scale CMOS technologies. Low power SAR ADCs face two… (more)

Subjects/Keywords: Analog-to-digital converter; SAR ADC; ADC; Low power; Comparator; High speed

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chen, L. (2016). Design techniques for low-power SAR ADCs in nano-scale CMOS technologies. (Doctoral Dissertation). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/40286

Chicago Manual of Style (16th Edition):

Chen, Long. “Design techniques for low-power SAR ADCs in nano-scale CMOS technologies.” 2016. Doctoral Dissertation, University of Texas – Austin. Accessed October 21, 2020. http://hdl.handle.net/2152/40286.

MLA Handbook (7th Edition):

Chen, Long. “Design techniques for low-power SAR ADCs in nano-scale CMOS technologies.” 2016. Web. 21 Oct 2020.

Vancouver:

Chen L. Design techniques for low-power SAR ADCs in nano-scale CMOS technologies. [Internet] [Doctoral dissertation]. University of Texas – Austin; 2016. [cited 2020 Oct 21]. Available from: http://hdl.handle.net/2152/40286.

Council of Science Editors:

Chen L. Design techniques for low-power SAR ADCs in nano-scale CMOS technologies. [Doctoral Dissertation]. University of Texas – Austin; 2016. Available from: http://hdl.handle.net/2152/40286


NSYSU

13. Chung, Meng-hsun. A High-Speed Two-Step Binary-Search Assisted Time-Interleaved SAR ADC.

Degree: Master, Computer Science and Engineering, 2015, NSYSU

 In this thesis, a 10-bit binary search assisted time-interleaved SAR ADC operating in 250Ms/s sampling rate with 1.2 supply voltage is presented. The ADC adopt… (more)

Subjects/Keywords: Analog-to-Digital Converter; ADC; Binary-Search ADC; Successive Approximation; SAR ADC; Time-Interleaved; Non-overlapping circuit

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chung, M. (2015). A High-Speed Two-Step Binary-Search Assisted Time-Interleaved SAR ADC. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0622115-183859

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Chung, Meng-hsun. “A High-Speed Two-Step Binary-Search Assisted Time-Interleaved SAR ADC.” 2015. Thesis, NSYSU. Accessed October 21, 2020. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0622115-183859.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Chung, Meng-hsun. “A High-Speed Two-Step Binary-Search Assisted Time-Interleaved SAR ADC.” 2015. Web. 21 Oct 2020.

Vancouver:

Chung M. A High-Speed Two-Step Binary-Search Assisted Time-Interleaved SAR ADC. [Internet] [Thesis]. NSYSU; 2015. [cited 2020 Oct 21]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0622115-183859.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chung M. A High-Speed Two-Step Binary-Search Assisted Time-Interleaved SAR ADC. [Thesis]. NSYSU; 2015. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0622115-183859

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

14. Hsieh, Yi-Jie. A Process and Temperature Compensation Oscillator and A Successive-Approximation Register Analog to Digital Converter for Biomedical Systems.

Degree: Master, Electrical Engineering, 2013, NSYSU

 This thesis consists of two topics, i.e., a process and temperature compensation oscillator and a successive-approximation register analog to digital converter, which are mainly designed… (more)

Subjects/Keywords: temperature compensation; oscillator; charge sharing architecture; SAR ADC

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hsieh, Y. (2013). A Process and Temperature Compensation Oscillator and A Successive-Approximation Register Analog to Digital Converter for Biomedical Systems. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0131113-134235

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Hsieh, Yi-Jie. “A Process and Temperature Compensation Oscillator and A Successive-Approximation Register Analog to Digital Converter for Biomedical Systems.” 2013. Thesis, NSYSU. Accessed October 21, 2020. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0131113-134235.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Hsieh, Yi-Jie. “A Process and Temperature Compensation Oscillator and A Successive-Approximation Register Analog to Digital Converter for Biomedical Systems.” 2013. Web. 21 Oct 2020.

Vancouver:

Hsieh Y. A Process and Temperature Compensation Oscillator and A Successive-Approximation Register Analog to Digital Converter for Biomedical Systems. [Internet] [Thesis]. NSYSU; 2013. [cited 2020 Oct 21]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0131113-134235.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Hsieh Y. A Process and Temperature Compensation Oscillator and A Successive-Approximation Register Analog to Digital Converter for Biomedical Systems. [Thesis]. NSYSU; 2013. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0131113-134235

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


UCLA

15. Mathew, Joseph Palackal. SAR ADC architecture using time domain processing.

Degree: Electrical Engineering, 2012, UCLA

 Successive approximation (SAR) type Analog to Digital Conveter (ADC) is a Nyquist Rate ADC which has acquired tremendous pupularity recently due to its digital nature… (more)

Subjects/Keywords: Electrical engineering; ADC; Calibration; SAR; Self Healing; TDC

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Mathew, J. P. (2012). SAR ADC architecture using time domain processing. (Thesis). UCLA. Retrieved from http://www.escholarship.org/uc/item/0hp7g77c

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Mathew, Joseph Palackal. “SAR ADC architecture using time domain processing.” 2012. Thesis, UCLA. Accessed October 21, 2020. http://www.escholarship.org/uc/item/0hp7g77c.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Mathew, Joseph Palackal. “SAR ADC architecture using time domain processing.” 2012. Web. 21 Oct 2020.

Vancouver:

Mathew JP. SAR ADC architecture using time domain processing. [Internet] [Thesis]. UCLA; 2012. [cited 2020 Oct 21]. Available from: http://www.escholarship.org/uc/item/0hp7g77c.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Mathew JP. SAR ADC architecture using time domain processing. [Thesis]. UCLA; 2012. Available from: http://www.escholarship.org/uc/item/0hp7g77c

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


UCLA

16. Mirhaj, Seyed Arash. Statistical based Piecewise Linear Calibration of Nonlinearity in SAR-ADC.

Degree: Electrical Engineering, 2014, UCLA

 In recent years, Successive Approximation Register Analog-to-Digital Converter (SAR-ADC) has received significant attention due to its well-known energy and hardware efficiency, which also benefits even… (more)

Subjects/Keywords: Electrical engineering; Analog to Digital Converter; Calibration; Piecewise Linear; SAR-ADC

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Mirhaj, S. A. (2014). Statistical based Piecewise Linear Calibration of Nonlinearity in SAR-ADC. (Thesis). UCLA. Retrieved from http://www.escholarship.org/uc/item/9jx6c9bd

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Mirhaj, Seyed Arash. “Statistical based Piecewise Linear Calibration of Nonlinearity in SAR-ADC.” 2014. Thesis, UCLA. Accessed October 21, 2020. http://www.escholarship.org/uc/item/9jx6c9bd.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Mirhaj, Seyed Arash. “Statistical based Piecewise Linear Calibration of Nonlinearity in SAR-ADC.” 2014. Web. 21 Oct 2020.

Vancouver:

Mirhaj SA. Statistical based Piecewise Linear Calibration of Nonlinearity in SAR-ADC. [Internet] [Thesis]. UCLA; 2014. [cited 2020 Oct 21]. Available from: http://www.escholarship.org/uc/item/9jx6c9bd.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Mirhaj SA. Statistical based Piecewise Linear Calibration of Nonlinearity in SAR-ADC. [Thesis]. UCLA; 2014. Available from: http://www.escholarship.org/uc/item/9jx6c9bd

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of California – Berkeley

17. Yang, Jing. Time Domain Interference Cancellation for Cognitive Radios and Future Wireless Systems.

Degree: Electrical Engineering & Computer Sciences, 2010, University of California – Berkeley

 The discrepancy between perceived spectrum shortage and the actual availability by measurements motivates the use of cognitive radio concepts. In this approach the radio locates… (more)

Subjects/Keywords: Electrical engineering; Interference cancellation; metastability; SAR ADC; time domain; wideband

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yang, J. (2010). Time Domain Interference Cancellation for Cognitive Radios and Future Wireless Systems. (Thesis). University of California – Berkeley. Retrieved from http://www.escholarship.org/uc/item/9w35b0j1

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Yang, Jing. “Time Domain Interference Cancellation for Cognitive Radios and Future Wireless Systems.” 2010. Thesis, University of California – Berkeley. Accessed October 21, 2020. http://www.escholarship.org/uc/item/9w35b0j1.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Yang, Jing. “Time Domain Interference Cancellation for Cognitive Radios and Future Wireless Systems.” 2010. Web. 21 Oct 2020.

Vancouver:

Yang J. Time Domain Interference Cancellation for Cognitive Radios and Future Wireless Systems. [Internet] [Thesis]. University of California – Berkeley; 2010. [cited 2020 Oct 21]. Available from: http://www.escholarship.org/uc/item/9w35b0j1.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Yang J. Time Domain Interference Cancellation for Cognitive Radios and Future Wireless Systems. [Thesis]. University of California – Berkeley; 2010. Available from: http://www.escholarship.org/uc/item/9w35b0j1

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


San Jose State University

18. Mazidi, Ehsan. Design and Analysis of a Low-Power 8-Bit 500 KS/S SAR ADC for Bio-Medical Implant Devices.

Degree: MS, Electrical Engineering, 2016, San Jose State University

  This thesis project involves the design and analysis of an 8-bit Successive Approximation Register (SAR) Analog to Digital Convertor (ADC), designed for low- power… (more)

Subjects/Keywords: ADC; bio-implant; bio-medical; low-power; SAR

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Mazidi, E. (2016). Design and Analysis of a Low-Power 8-Bit 500 KS/S SAR ADC for Bio-Medical Implant Devices. (Masters Thesis). San Jose State University. Retrieved from https://doi.org/10.31979/etd.tq8n-42kd ; https://scholarworks.sjsu.edu/etd_theses/4767

Chicago Manual of Style (16th Edition):

Mazidi, Ehsan. “Design and Analysis of a Low-Power 8-Bit 500 KS/S SAR ADC for Bio-Medical Implant Devices.” 2016. Masters Thesis, San Jose State University. Accessed October 21, 2020. https://doi.org/10.31979/etd.tq8n-42kd ; https://scholarworks.sjsu.edu/etd_theses/4767.

MLA Handbook (7th Edition):

Mazidi, Ehsan. “Design and Analysis of a Low-Power 8-Bit 500 KS/S SAR ADC for Bio-Medical Implant Devices.” 2016. Web. 21 Oct 2020.

Vancouver:

Mazidi E. Design and Analysis of a Low-Power 8-Bit 500 KS/S SAR ADC for Bio-Medical Implant Devices. [Internet] [Masters thesis]. San Jose State University; 2016. [cited 2020 Oct 21]. Available from: https://doi.org/10.31979/etd.tq8n-42kd ; https://scholarworks.sjsu.edu/etd_theses/4767.

Council of Science Editors:

Mazidi E. Design and Analysis of a Low-Power 8-Bit 500 KS/S SAR ADC for Bio-Medical Implant Devices. [Masters Thesis]. San Jose State University; 2016. Available from: https://doi.org/10.31979/etd.tq8n-42kd ; https://scholarworks.sjsu.edu/etd_theses/4767


University of Toronto

19. Wang, Luke. Timing Skew Calibration for Time Interleaved Analog to Digital Converters.

Degree: 2014, University of Toronto

This thesis presents a novel background timing skew calibration method used to improve the dynamic performance of time-interleaved analog-to-digital converters. A prototype 10GS/s 8bit 80-way… (more)

Subjects/Keywords: ADC; Calibration; SAR; Time-Interleaved; Timing Skew; 0544

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wang, L. (2014). Timing Skew Calibration for Time Interleaved Analog to Digital Converters. (Masters Thesis). University of Toronto. Retrieved from http://hdl.handle.net/1807/67846

Chicago Manual of Style (16th Edition):

Wang, Luke. “Timing Skew Calibration for Time Interleaved Analog to Digital Converters.” 2014. Masters Thesis, University of Toronto. Accessed October 21, 2020. http://hdl.handle.net/1807/67846.

MLA Handbook (7th Edition):

Wang, Luke. “Timing Skew Calibration for Time Interleaved Analog to Digital Converters.” 2014. Web. 21 Oct 2020.

Vancouver:

Wang L. Timing Skew Calibration for Time Interleaved Analog to Digital Converters. [Internet] [Masters thesis]. University of Toronto; 2014. [cited 2020 Oct 21]. Available from: http://hdl.handle.net/1807/67846.

Council of Science Editors:

Wang L. Timing Skew Calibration for Time Interleaved Analog to Digital Converters. [Masters Thesis]. University of Toronto; 2014. Available from: http://hdl.handle.net/1807/67846


Delft University of Technology

20. Elumalai, I. (author). A Capacitance-Based Reference Scheme for a 14b-Linear, 100 MS/s SAR-Assisted Pipeline ADC.

Degree: 2013, Delft University of Technology

Voltage reference buffers have always been the most power-hungry blocks in switched-capacitor SAR ADCs. High frequency dynamic loading of the buffer by the capacitive DAC… (more)

Subjects/Keywords: ADC; SAR; charge redistribution; reference buffer; high speed; low power

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Elumalai, I. (. (2013). A Capacitance-Based Reference Scheme for a 14b-Linear, 100 MS/s SAR-Assisted Pipeline ADC. (Masters Thesis). Delft University of Technology. Retrieved from http://resolver.tudelft.nl/uuid:8b94e22b-cd51-407c-af86-9c2389f20e4c

Chicago Manual of Style (16th Edition):

Elumalai, I (author). “A Capacitance-Based Reference Scheme for a 14b-Linear, 100 MS/s SAR-Assisted Pipeline ADC.” 2013. Masters Thesis, Delft University of Technology. Accessed October 21, 2020. http://resolver.tudelft.nl/uuid:8b94e22b-cd51-407c-af86-9c2389f20e4c.

MLA Handbook (7th Edition):

Elumalai, I (author). “A Capacitance-Based Reference Scheme for a 14b-Linear, 100 MS/s SAR-Assisted Pipeline ADC.” 2013. Web. 21 Oct 2020.

Vancouver:

Elumalai I(. A Capacitance-Based Reference Scheme for a 14b-Linear, 100 MS/s SAR-Assisted Pipeline ADC. [Internet] [Masters thesis]. Delft University of Technology; 2013. [cited 2020 Oct 21]. Available from: http://resolver.tudelft.nl/uuid:8b94e22b-cd51-407c-af86-9c2389f20e4c.

Council of Science Editors:

Elumalai I(. A Capacitance-Based Reference Scheme for a 14b-Linear, 100 MS/s SAR-Assisted Pipeline ADC. [Masters Thesis]. Delft University of Technology; 2013. Available from: http://resolver.tudelft.nl/uuid:8b94e22b-cd51-407c-af86-9c2389f20e4c

21. Zhang, R. (author). A 1-Mega Pixels HDR and UV Sensitive Image Sensor With Interleaved 14-bit 64Ms/s SAR ADC.

Degree: 2015, Delft University of Technology

This thesis presents a 1-Mega pixels high-dynamic range and UV sensitive image sensor in 0.18 µm technology with 14-bit interleaved 64Ms/s SAR ADC. It can… (more)

Subjects/Keywords: UV sensitive; interleaved SAR ADC; comparator; offset calibration; high dynamic range

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zhang, R. (. (2015). A 1-Mega Pixels HDR and UV Sensitive Image Sensor With Interleaved 14-bit 64Ms/s SAR ADC. (Masters Thesis). Delft University of Technology. Retrieved from http://resolver.tudelft.nl/uuid:26cd1922-1ecc-4f7e-b8bc-46c5c00f8846

Chicago Manual of Style (16th Edition):

Zhang, R (author). “A 1-Mega Pixels HDR and UV Sensitive Image Sensor With Interleaved 14-bit 64Ms/s SAR ADC.” 2015. Masters Thesis, Delft University of Technology. Accessed October 21, 2020. http://resolver.tudelft.nl/uuid:26cd1922-1ecc-4f7e-b8bc-46c5c00f8846.

MLA Handbook (7th Edition):

Zhang, R (author). “A 1-Mega Pixels HDR and UV Sensitive Image Sensor With Interleaved 14-bit 64Ms/s SAR ADC.” 2015. Web. 21 Oct 2020.

Vancouver:

Zhang R(. A 1-Mega Pixels HDR and UV Sensitive Image Sensor With Interleaved 14-bit 64Ms/s SAR ADC. [Internet] [Masters thesis]. Delft University of Technology; 2015. [cited 2020 Oct 21]. Available from: http://resolver.tudelft.nl/uuid:26cd1922-1ecc-4f7e-b8bc-46c5c00f8846.

Council of Science Editors:

Zhang R(. A 1-Mega Pixels HDR and UV Sensitive Image Sensor With Interleaved 14-bit 64Ms/s SAR ADC. [Masters Thesis]. Delft University of Technology; 2015. Available from: http://resolver.tudelft.nl/uuid:26cd1922-1ecc-4f7e-b8bc-46c5c00f8846


University of Minnesota

22. Saha, Anindya. Data Conversion Techniques for Next Generation Communications.

Degree: PhD, Electrical Engineering, 2017, University of Minnesota

 The voice-only mobile-telephony 1G systems have evolved a long way to today’s data-driven 4G LTE networks, causing an exponential increase in mobile broadband data consumption.… (more)

Subjects/Keywords: 4G LTE; 5G; Companding; OFDM; PWM; SAR ADC

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Saha, A. (2017). Data Conversion Techniques for Next Generation Communications. (Doctoral Dissertation). University of Minnesota. Retrieved from http://hdl.handle.net/11299/211792

Chicago Manual of Style (16th Edition):

Saha, Anindya. “Data Conversion Techniques for Next Generation Communications.” 2017. Doctoral Dissertation, University of Minnesota. Accessed October 21, 2020. http://hdl.handle.net/11299/211792.

MLA Handbook (7th Edition):

Saha, Anindya. “Data Conversion Techniques for Next Generation Communications.” 2017. Web. 21 Oct 2020.

Vancouver:

Saha A. Data Conversion Techniques for Next Generation Communications. [Internet] [Doctoral dissertation]. University of Minnesota; 2017. [cited 2020 Oct 21]. Available from: http://hdl.handle.net/11299/211792.

Council of Science Editors:

Saha A. Data Conversion Techniques for Next Generation Communications. [Doctoral Dissertation]. University of Minnesota; 2017. Available from: http://hdl.handle.net/11299/211792


University of Minnesota

23. Hu, Chia-Lin. A low power biosensor for medical applications.

Degree: PhD, Electrical Engineering, 2014, University of Minnesota

 This research presents on a CMOS sensor, which includes a chopper stabilized front-end amplifier with DC suppressed feedback and a 12-bit successive approximation register (SAR)… (more)

Subjects/Keywords: Chopper stabilization; Flicker noise; SAR ADC; Electrical engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hu, C. (2014). A low power biosensor for medical applications. (Doctoral Dissertation). University of Minnesota. Retrieved from http://hdl.handle.net/11299/171174

Chicago Manual of Style (16th Edition):

Hu, Chia-Lin. “A low power biosensor for medical applications.” 2014. Doctoral Dissertation, University of Minnesota. Accessed October 21, 2020. http://hdl.handle.net/11299/171174.

MLA Handbook (7th Edition):

Hu, Chia-Lin. “A low power biosensor for medical applications.” 2014. Web. 21 Oct 2020.

Vancouver:

Hu C. A low power biosensor for medical applications. [Internet] [Doctoral dissertation]. University of Minnesota; 2014. [cited 2020 Oct 21]. Available from: http://hdl.handle.net/11299/171174.

Council of Science Editors:

Hu C. A low power biosensor for medical applications. [Doctoral Dissertation]. University of Minnesota; 2014. Available from: http://hdl.handle.net/11299/171174

24. Majidi, Rabeeh. DIGITALLY ASSISTED TECHNIQUES FOR NYQUIST RATE ANALOG-to-DIGITAL CONVERTERS.

Degree: PhD, 2015, Worcester Polytechnic Institute

 With the advance of technology and rapid growth of digital systems, low power high speed analog-to-digital converters with great accuracy are in demand. To achieve… (more)

Subjects/Keywords: Analog to Digital Converter ADC SAR Flash Frequenc

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Majidi, R. (2015). DIGITALLY ASSISTED TECHNIQUES FOR NYQUIST RATE ANALOG-to-DIGITAL CONVERTERS. (Doctoral Dissertation). Worcester Polytechnic Institute. Retrieved from etd-050515-110405 ; https://digitalcommons.wpi.edu/etd-dissertations/275

Chicago Manual of Style (16th Edition):

Majidi, Rabeeh. “DIGITALLY ASSISTED TECHNIQUES FOR NYQUIST RATE ANALOG-to-DIGITAL CONVERTERS.” 2015. Doctoral Dissertation, Worcester Polytechnic Institute. Accessed October 21, 2020. etd-050515-110405 ; https://digitalcommons.wpi.edu/etd-dissertations/275.

MLA Handbook (7th Edition):

Majidi, Rabeeh. “DIGITALLY ASSISTED TECHNIQUES FOR NYQUIST RATE ANALOG-to-DIGITAL CONVERTERS.” 2015. Web. 21 Oct 2020.

Vancouver:

Majidi R. DIGITALLY ASSISTED TECHNIQUES FOR NYQUIST RATE ANALOG-to-DIGITAL CONVERTERS. [Internet] [Doctoral dissertation]. Worcester Polytechnic Institute; 2015. [cited 2020 Oct 21]. Available from: etd-050515-110405 ; https://digitalcommons.wpi.edu/etd-dissertations/275.

Council of Science Editors:

Majidi R. DIGITALLY ASSISTED TECHNIQUES FOR NYQUIST RATE ANALOG-to-DIGITAL CONVERTERS. [Doctoral Dissertation]. Worcester Polytechnic Institute; 2015. Available from: etd-050515-110405 ; https://digitalcommons.wpi.edu/etd-dissertations/275

25. Brenneman, Cody R. Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter.

Degree: MS, 2010, Worcester Polytechnic Institute

 As the use of digital systems continues to grow, there is an increasing need to convert analog information into the digital domain. Successive Approximation Register… (more)

Subjects/Keywords: ADC; Circuit design; Calibration; SAR

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Brenneman, C. R. (2010). Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter. (Thesis). Worcester Polytechnic Institute. Retrieved from etd-042810-191950 ; https://digitalcommons.wpi.edu/etd-theses/423

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Brenneman, Cody R. “Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter.” 2010. Thesis, Worcester Polytechnic Institute. Accessed October 21, 2020. etd-042810-191950 ; https://digitalcommons.wpi.edu/etd-theses/423.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Brenneman, Cody R. “Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter.” 2010. Web. 21 Oct 2020.

Vancouver:

Brenneman CR. Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter. [Internet] [Thesis]. Worcester Polytechnic Institute; 2010. [cited 2020 Oct 21]. Available from: etd-042810-191950 ; https://digitalcommons.wpi.edu/etd-theses/423.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Brenneman CR. Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter. [Thesis]. Worcester Polytechnic Institute; 2010. Available from: etd-042810-191950 ; https://digitalcommons.wpi.edu/etd-theses/423

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Texas – Austin

26. Fontaine, Robert Alexander. Investigation of 10-bit SAR ADC using flip-flip bypass circuit.

Degree: MSin Engineering, Electrical and Computer Engineering, 2013, University of Texas – Austin

 The Successive Approximation Register (SAR) Analog to Digital Converter (ADC) is power efficient and operates at moderate resolution. However, the conversion speed is limited by… (more)

Subjects/Keywords: SAR; Successive Approximation Register; ADC; Flip-flop bypass

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Fontaine, R. A. (2013). Investigation of 10-bit SAR ADC using flip-flip bypass circuit. (Masters Thesis). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/24011

Chicago Manual of Style (16th Edition):

Fontaine, Robert Alexander. “Investigation of 10-bit SAR ADC using flip-flip bypass circuit.” 2013. Masters Thesis, University of Texas – Austin. Accessed October 21, 2020. http://hdl.handle.net/2152/24011.

MLA Handbook (7th Edition):

Fontaine, Robert Alexander. “Investigation of 10-bit SAR ADC using flip-flip bypass circuit.” 2013. Web. 21 Oct 2020.

Vancouver:

Fontaine RA. Investigation of 10-bit SAR ADC using flip-flip bypass circuit. [Internet] [Masters thesis]. University of Texas – Austin; 2013. [cited 2020 Oct 21]. Available from: http://hdl.handle.net/2152/24011.

Council of Science Editors:

Fontaine RA. Investigation of 10-bit SAR ADC using flip-flip bypass circuit. [Masters Thesis]. University of Texas – Austin; 2013. Available from: http://hdl.handle.net/2152/24011

27. Ma, Ji, active 2013. A study of capacitor array calibration for a successive approximation analog-to-digital converter.

Degree: MSin Engineering, Electrical and Computer Engineering, 2013, University of Texas – Austin

 Analog-to-digital converters (ADCs) are driven by rapid development of mobile communication systems to have higher speed, higher resolution and lower power consumption. Among multiple ADC(more)

Subjects/Keywords: SAR ADC; Calibration; Capacitors

…monotonic switching in a SAR ADC to gain one extra bit, and switches a dummy capacitor between the… …12 Figure 3.1 Binary searching path for a single-ended SAR ADC [4]… …18 Figure 3.5 Binary searching path for a fully differential SAR ADC… …in a binary search manner, the core analog blocks in a SAR ADC are a comparator and a… …normal operation of a SAR ADC, the missing codes widths are extracted by detecting metastable… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ma, Ji, a. 2. (2013). A study of capacitor array calibration for a successive approximation analog-to-digital converter. (Masters Thesis). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/26338

Chicago Manual of Style (16th Edition):

Ma, Ji, active 2013. “A study of capacitor array calibration for a successive approximation analog-to-digital converter.” 2013. Masters Thesis, University of Texas – Austin. Accessed October 21, 2020. http://hdl.handle.net/2152/26338.

MLA Handbook (7th Edition):

Ma, Ji, active 2013. “A study of capacitor array calibration for a successive approximation analog-to-digital converter.” 2013. Web. 21 Oct 2020.

Vancouver:

Ma, Ji a2. A study of capacitor array calibration for a successive approximation analog-to-digital converter. [Internet] [Masters thesis]. University of Texas – Austin; 2013. [cited 2020 Oct 21]. Available from: http://hdl.handle.net/2152/26338.

Council of Science Editors:

Ma, Ji a2. A study of capacitor array calibration for a successive approximation analog-to-digital converter. [Masters Thesis]. University of Texas – Austin; 2013. Available from: http://hdl.handle.net/2152/26338

28. Kardonik, Olga. A study of SAR ADC and implementation of 10-bit asynchronous design.

Degree: MSin Engineering, Electrical and Computer Engineering, 2013, University of Texas – Austin

 Successive Approximation Register (SAR) Analog-to-Digital Converters (ADCs) achieve low power consumption due to its simple architecture based on dominant digital content. SAR ADCs do not… (more)

Subjects/Keywords: SAR ADC; Asynchronous

…60 ix List of Figures Figure 1.1: SAR ADC architecture… …2 Figure 1.2: 4-bit SAR ADC operation… …4 Figure 1.4: Single-ended capacitive DAC of 3-bit SAR ADC, Vcm = 0. .............5 Figure… …1.5: Differential capacitive DAC of 3-bit SAR ADC, sampling phase. ....8 Figure 1.6: Bit3… …34 Figure 5.2: Bottom plate switch network for asynchronous SAR ADC. ............35 Figure… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kardonik, O. (2013). A study of SAR ADC and implementation of 10-bit asynchronous design. (Masters Thesis). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/22693

Chicago Manual of Style (16th Edition):

Kardonik, Olga. “A study of SAR ADC and implementation of 10-bit asynchronous design.” 2013. Masters Thesis, University of Texas – Austin. Accessed October 21, 2020. http://hdl.handle.net/2152/22693.

MLA Handbook (7th Edition):

Kardonik, Olga. “A study of SAR ADC and implementation of 10-bit asynchronous design.” 2013. Web. 21 Oct 2020.

Vancouver:

Kardonik O. A study of SAR ADC and implementation of 10-bit asynchronous design. [Internet] [Masters thesis]. University of Texas – Austin; 2013. [cited 2020 Oct 21]. Available from: http://hdl.handle.net/2152/22693.

Council of Science Editors:

Kardonik O. A study of SAR ADC and implementation of 10-bit asynchronous design. [Masters Thesis]. University of Texas – Austin; 2013. Available from: http://hdl.handle.net/2152/22693


Wright State University

29. Kommareddy, Jeevani. 10-bit C2C DAC Design in 65nm CMOS Technology.

Degree: MSEE, Electrical Engineering, 2019, Wright State University

 Many wired and wireless communication systems require high-speed and high-performance data converters. These data converters act as bridge between digital signal processing blocks and power… (more)

Subjects/Keywords: Electrical Engineering; 65nmCMOS; C2C DAC; SAR ADC logic

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kommareddy, J. (2019). 10-bit C2C DAC Design in 65nm CMOS Technology. (Masters Thesis). Wright State University. Retrieved from http://rave.ohiolink.edu/etdc/view?acc_num=wright1565538915029852

Chicago Manual of Style (16th Edition):

Kommareddy, Jeevani. “10-bit C2C DAC Design in 65nm CMOS Technology.” 2019. Masters Thesis, Wright State University. Accessed October 21, 2020. http://rave.ohiolink.edu/etdc/view?acc_num=wright1565538915029852.

MLA Handbook (7th Edition):

Kommareddy, Jeevani. “10-bit C2C DAC Design in 65nm CMOS Technology.” 2019. Web. 21 Oct 2020.

Vancouver:

Kommareddy J. 10-bit C2C DAC Design in 65nm CMOS Technology. [Internet] [Masters thesis]. Wright State University; 2019. [cited 2020 Oct 21]. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=wright1565538915029852.

Council of Science Editors:

Kommareddy J. 10-bit C2C DAC Design in 65nm CMOS Technology. [Masters Thesis]. Wright State University; 2019. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=wright1565538915029852


University of Akron

30. ZHANG, GUANGLEI, ZHANG. SAR ADC Using Single-Capacitor Pulse Width To Analog Converter Based DAC.

Degree: MSin Engineering, Electrical Engineering, 2018, University of Akron

 This work presents a successive-approximation-register (SAR) analog-to-digital converter (ADC) using a single-capacitor-pulse-width-to-analog converter-based digital-to-analog (DAC). In the proposed SAR ADC, the single-capacitor DAC is realized… (more)

Subjects/Keywords: Electrical Engineering; SAR ADC, Low power, small area

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

ZHANG, GUANGLEI, Z. (2018). SAR ADC Using Single-Capacitor Pulse Width To Analog Converter Based DAC. (Masters Thesis). University of Akron. Retrieved from http://rave.ohiolink.edu/etdc/view?acc_num=akron1516622725471522

Chicago Manual of Style (16th Edition):

ZHANG, GUANGLEI, ZHANG. “SAR ADC Using Single-Capacitor Pulse Width To Analog Converter Based DAC.” 2018. Masters Thesis, University of Akron. Accessed October 21, 2020. http://rave.ohiolink.edu/etdc/view?acc_num=akron1516622725471522.

MLA Handbook (7th Edition):

ZHANG, GUANGLEI, ZHANG. “SAR ADC Using Single-Capacitor Pulse Width To Analog Converter Based DAC.” 2018. Web. 21 Oct 2020.

Vancouver:

ZHANG, GUANGLEI Z. SAR ADC Using Single-Capacitor Pulse Width To Analog Converter Based DAC. [Internet] [Masters thesis]. University of Akron; 2018. [cited 2020 Oct 21]. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=akron1516622725471522.

Council of Science Editors:

ZHANG, GUANGLEI Z. SAR ADC Using Single-Capacitor Pulse Width To Analog Converter Based DAC. [Masters Thesis]. University of Akron; 2018. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=akron1516622725471522

[1] [2] [3]

.