Advanced search options

Sorted by: relevance · author · university · date | New search

You searched for `subject:(Function circuits)`

.
Showing records 1 – 21 of
21 total matches.

▼ Search Limiters

Northeastern University

1. Fang, Xin. Privacy preserving computations accelerated using FPGA overlays.

Degree: PhD, Department of Electrical and Computer Engineering, 2017, Northeastern University

URL: http://hdl.handle.net/2047/D20253796

► Secure *Function* Evaluation (SFE) has recently received considerable attention due to the massive collection and mining of personal data over the Internet, but remains impractical…
(more)

Subjects/Keywords: FPGA; FPGA overlay; garbled circuits; heterogeneous computing; secure function evaluation; security

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Fang, X. (2017). Privacy preserving computations accelerated using FPGA overlays. (Doctoral Dissertation). Northeastern University. Retrieved from http://hdl.handle.net/2047/D20253796

Chicago Manual of Style (16^{th} Edition):

Fang, Xin. “Privacy preserving computations accelerated using FPGA overlays.” 2017. Doctoral Dissertation, Northeastern University. Accessed May 24, 2018. http://hdl.handle.net/2047/D20253796.

MLA Handbook (7^{th} Edition):

Fang, Xin. “Privacy preserving computations accelerated using FPGA overlays.” 2017. Web. 24 May 2018.

Vancouver:

Fang X. Privacy preserving computations accelerated using FPGA overlays. [Internet] [Doctoral dissertation]. Northeastern University; 2017. [cited 2018 May 24]. Available from: http://hdl.handle.net/2047/D20253796.

Council of Science Editors:

Fang X. Privacy preserving computations accelerated using FPGA overlays. [Doctoral Dissertation]. Northeastern University; 2017. Available from: http://hdl.handle.net/2047/D20253796

2.
Liu, Duo.
* Function* Verification of Combinational Arithmetic

Degree: 2015, University of Massachusetts

URL: http://scholarworks.umass.edu/masters_theses_2/235

► Hardware design verification is the most challenging part in overall hardware design process. It is because design size and complexity are growing very fast…
(more)

Subjects/Keywords: function verification; formal verification; CAD; Digital Circuits; Other Computer Engineering; VLSI and Circuits, Embedded and Hardware Systems

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Liu, D. (2015). Function Verification of Combinational Arithmetic Circuits. (Thesis). University of Massachusetts. Retrieved from http://scholarworks.umass.edu/masters_theses_2/235

Note: this citation may be lacking information needed for this citation format:

Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^{th} Edition):

Liu, Duo. “Function Verification of Combinational Arithmetic Circuits.” 2015. Thesis, University of Massachusetts. Accessed May 24, 2018. http://scholarworks.umass.edu/masters_theses_2/235.

Note: this citation may be lacking information needed for this citation format:

Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^{th} Edition):

Liu, Duo. “Function Verification of Combinational Arithmetic Circuits.” 2015. Web. 24 May 2018.

Vancouver:

Liu D. Function Verification of Combinational Arithmetic Circuits. [Internet] [Thesis]. University of Massachusetts; 2015. [cited 2018 May 24]. Available from: http://scholarworks.umass.edu/masters_theses_2/235.

Note: this citation may be lacking information needed for this citation format:

Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Liu D. Function Verification of Combinational Arithmetic Circuits. [Thesis]. University of Massachusetts; 2015. Available from: http://scholarworks.umass.edu/masters_theses_2/235

Not specified: Masters Thesis or Doctoral Dissertation

University of Akron

3.
Desai, Dileep Reddy.
Analog Non-Linear Multi-Variable *Function* Evaluation By
Piece-wise Linear Approximation.

Degree: MS, Electrical Engineering, 2010, University of Akron

URL: http://rave.ohiolink.edu/etdc/view?acc_num=akron1280110386

► A method for the evaluation of non-linear multi-variable functions using analog *circuits* is developed. The non-linear multi-variable functions are approximated with piece-wise linear functions using…
(more)

Subjects/Keywords: Electrical Engineering; multi-variable function evaluation; analog circuits; LNS subtraction; min-max current selector

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Desai, D. R. (2010). Analog Non-Linear Multi-Variable Function Evaluation By Piece-wise Linear Approximation. (Masters Thesis). University of Akron. Retrieved from http://rave.ohiolink.edu/etdc/view?acc_num=akron1280110386

Chicago Manual of Style (16^{th} Edition):

Desai, Dileep Reddy. “Analog Non-Linear Multi-Variable Function Evaluation By Piece-wise Linear Approximation.” 2010. Masters Thesis, University of Akron. Accessed May 24, 2018. http://rave.ohiolink.edu/etdc/view?acc_num=akron1280110386.

MLA Handbook (7^{th} Edition):

Desai, Dileep Reddy. “Analog Non-Linear Multi-Variable Function Evaluation By Piece-wise Linear Approximation.” 2010. Web. 24 May 2018.

Vancouver:

Desai DR. Analog Non-Linear Multi-Variable Function Evaluation By Piece-wise Linear Approximation. [Internet] [Masters thesis]. University of Akron; 2010. [cited 2018 May 24]. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=akron1280110386.

Council of Science Editors:

Desai DR. Analog Non-Linear Multi-Variable Function Evaluation By Piece-wise Linear Approximation. [Masters Thesis]. University of Akron; 2010. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=akron1280110386

Case Western Reserve University

4.
Zheng, Yu.
Low-cost and Robust Countermeasures against Counterfeit
Integrated * Circuits*.

Degree: PhD, EECS - Computer Engineering, 2015, Case Western Reserve University

URL: http://rave.ohiolink.edu/etdc/view?acc_num=case1408640108

► Counterfeit integrated *circuits* (ICs) in a supply chain have emerged as a major threat to the semiconductor industry with serious potential consequences, such as reliability…
(more)

Subjects/Keywords: Computer Engineering; Counterfeit Integrated Circuits; Chip Fingerprint; Physical Unclonable Function; Golden-free Detection; Design for Test

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Zheng, Y. (2015). Low-cost and Robust Countermeasures against Counterfeit Integrated Circuits. (Doctoral Dissertation). Case Western Reserve University. Retrieved from http://rave.ohiolink.edu/etdc/view?acc_num=case1408640108

Chicago Manual of Style (16^{th} Edition):

Zheng, Yu. “Low-cost and Robust Countermeasures against Counterfeit Integrated Circuits.” 2015. Doctoral Dissertation, Case Western Reserve University. Accessed May 24, 2018. http://rave.ohiolink.edu/etdc/view?acc_num=case1408640108.

MLA Handbook (7^{th} Edition):

Zheng, Yu. “Low-cost and Robust Countermeasures against Counterfeit Integrated Circuits.” 2015. Web. 24 May 2018.

Vancouver:

Zheng Y. Low-cost and Robust Countermeasures against Counterfeit Integrated Circuits. [Internet] [Doctoral dissertation]. Case Western Reserve University; 2015. [cited 2018 May 24]. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=case1408640108.

Council of Science Editors:

Zheng Y. Low-cost and Robust Countermeasures against Counterfeit Integrated Circuits. [Doctoral Dissertation]. Case Western Reserve University; 2015. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=case1408640108

5. Jain, Abhinna. Computational Delay in Vehicles and Its Effect on Real Time Scheduling.

Degree: MSin Electrical and Computer Engineering (M.S.E.C.E.), Electrical & Computer Engineering, 2012, U of Massachusetts : Masters

URL: http://scholarworks.umass.edu/theses/823

► Present research into critical embedded control systems tends to focus on the computational elements and largely ignore the link between the computational and physical…
(more)

Subjects/Keywords: CPS; Real time systems; delay; scheduling; dvs; cost function; Computer and Systems Architecture; VLSI and Circuits, Embedded and Hardware Systems

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Jain, A. (2012). Computational Delay in Vehicles and Its Effect on Real Time Scheduling. (Masters Thesis). U of Massachusetts : Masters. Retrieved from http://scholarworks.umass.edu/theses/823

Chicago Manual of Style (16^{th} Edition):

Jain, Abhinna. “Computational Delay in Vehicles and Its Effect on Real Time Scheduling.” 2012. Masters Thesis, U of Massachusetts : Masters. Accessed May 24, 2018. http://scholarworks.umass.edu/theses/823.

MLA Handbook (7^{th} Edition):

Jain, Abhinna. “Computational Delay in Vehicles and Its Effect on Real Time Scheduling.” 2012. Web. 24 May 2018.

Vancouver:

Jain A. Computational Delay in Vehicles and Its Effect on Real Time Scheduling. [Internet] [Masters thesis]. U of Massachusetts : Masters; 2012. [cited 2018 May 24]. Available from: http://scholarworks.umass.edu/theses/823.

Council of Science Editors:

Jain A. Computational Delay in Vehicles and Its Effect on Real Time Scheduling. [Masters Thesis]. U of Massachusetts : Masters; 2012. Available from: http://scholarworks.umass.edu/theses/823

Texas A&M University

6. Jeong, Jaehoon. Analytical time domain electromagnetic field propagators and closed-form solutions for transmission lines.

Degree: 2009, Texas A&M University

URL: http://hdl.handle.net/1969.1/ETD-TAMU-1105

► An analytical solution for the coupled telegrapher?s equations in terms of the voltage and current on a homogeneous lossy transmission line and multiconductor transmission line…
(more)

Subjects/Keywords: Propagator; Time domain analysis; Lossy circuits; Nonuniform transmission line; Coupled transmission lines; Multiconductor transmission lines; Green's function; Maxwell's equations; Path Integral

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Jeong, J. (2009). Analytical time domain electromagnetic field propagators and closed-form solutions for transmission lines. (Thesis). Texas A&M University. Retrieved from http://hdl.handle.net/1969.1/ETD-TAMU-1105

Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^{th} Edition):

Jeong, Jaehoon. “Analytical time domain electromagnetic field propagators and closed-form solutions for transmission lines.” 2009. Thesis, Texas A&M University. Accessed May 24, 2018. http://hdl.handle.net/1969.1/ETD-TAMU-1105.

Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^{th} Edition):

Jeong, Jaehoon. “Analytical time domain electromagnetic field propagators and closed-form solutions for transmission lines.” 2009. Web. 24 May 2018.

Vancouver:

Jeong J. Analytical time domain electromagnetic field propagators and closed-form solutions for transmission lines. [Internet] [Thesis]. Texas A&M University; 2009. [cited 2018 May 24]. Available from: http://hdl.handle.net/1969.1/ETD-TAMU-1105.

Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Jeong J. Analytical time domain electromagnetic field propagators and closed-form solutions for transmission lines. [Thesis]. Texas A&M University; 2009. Available from: http://hdl.handle.net/1969.1/ETD-TAMU-1105

Not specified: Masters Thesis or Doctoral Dissertation

7. Φίκος, Γεώργιος. Σχεδιασμός αναλογικών ολοκληρωμένων κυκλωμάτων επεξεργασίας σήματος για εφαρμογές επεξεργασίας εικόνας.

Degree: 2005, Αριστοτέλειο Πανεπιστήμιο Θεσσαλονίκης (ΑΠΘ); Aristotle University Of Thessaloniki (AUTH)

URL: http://hdl.handle.net/10442/hedi/13803

Subjects/Keywords: Ηλεκτρονικά κυκλώματα; Αναλογικά ολοκληρωμένα κυκλώματα; Φωτοκυκλώματα; Τρανζίστορ επιπλέουσας πύλης; Κυκλώματα συναρτήσεων; Κυκλώματα επεξεργασίας σήματος; Κυκλώματα επεξεργασίας εικόνας; Electronic circuits; Analogue integrated circuits; Photocircuits; Floating gate MOS transistor; Function circuits; Signal processing circuits; Image processing circuits

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Φίκος, . (2005). Σχεδιασμός αναλογικών ολοκληρωμένων κυκλωμάτων επεξεργασίας σήματος για εφαρμογές επεξεργασίας εικόνας. (Thesis). Αριστοτέλειο Πανεπιστήμιο Θεσσαλονίκης (ΑΠΘ); Aristotle University Of Thessaloniki (AUTH). Retrieved from http://hdl.handle.net/10442/hedi/13803

Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^{th} Edition):

Φίκος, Γεώργιος. “Σχεδιασμός αναλογικών ολοκληρωμένων κυκλωμάτων επεξεργασίας σήματος για εφαρμογές επεξεργασίας εικόνας.” 2005. Thesis, Αριστοτέλειο Πανεπιστήμιο Θεσσαλονίκης (ΑΠΘ); Aristotle University Of Thessaloniki (AUTH). Accessed May 24, 2018. http://hdl.handle.net/10442/hedi/13803.

Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^{th} Edition):

Φίκος, Γεώργιος. “Σχεδιασμός αναλογικών ολοκληρωμένων κυκλωμάτων επεξεργασίας σήματος για εφαρμογές επεξεργασίας εικόνας.” 2005. Web. 24 May 2018.

Vancouver:

Φίκος . Σχεδιασμός αναλογικών ολοκληρωμένων κυκλωμάτων επεξεργασίας σήματος για εφαρμογές επεξεργασίας εικόνας. [Internet] [Thesis]. Αριστοτέλειο Πανεπιστήμιο Θεσσαλονίκης (ΑΠΘ); Aristotle University Of Thessaloniki (AUTH); 2005. [cited 2018 May 24]. Available from: http://hdl.handle.net/10442/hedi/13803.

Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Φίκος . Σχεδιασμός αναλογικών ολοκληρωμένων κυκλωμάτων επεξεργασίας σήματος για εφαρμογές επεξεργασίας εικόνας. [Thesis]. Αριστοτέλειο Πανεπιστήμιο Θεσσαλονίκης (ΑΠΘ); Aristotle University Of Thessaloniki (AUTH); 2005. Available from: http://hdl.handle.net/10442/hedi/13803

Not specified: Masters Thesis or Doctoral Dissertation

University of Kentucky

8.
Tang, Wee-Hua.
EFFICIENT INTEGRAL EQUATION METHOD FOR 2.5D MICROWAVE *CIRCUITS* IN LAYERED MEDIA.

Degree: 2005, University of Kentucky

URL: http://uknowledge.uky.edu/gradschool_diss/345

► An efficient integral equation method based on a method of moment (MoM) discretization of the Mixed-Potential Integral Equation (MPIE) for the analysis of 2.5D or…
(more)

Subjects/Keywords: Integral Equation Method; MPIE; Microwave circuits; Layered media Green's function; DCIM; QSPCFFT

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Tang, W. (2005). EFFICIENT INTEGRAL EQUATION METHOD FOR 2.5D MICROWAVE CIRCUITS IN LAYERED MEDIA. (Doctoral Dissertation). University of Kentucky. Retrieved from http://uknowledge.uky.edu/gradschool_diss/345

Chicago Manual of Style (16^{th} Edition):

Tang, Wee-Hua. “EFFICIENT INTEGRAL EQUATION METHOD FOR 2.5D MICROWAVE CIRCUITS IN LAYERED MEDIA.” 2005. Doctoral Dissertation, University of Kentucky. Accessed May 24, 2018. http://uknowledge.uky.edu/gradschool_diss/345.

MLA Handbook (7^{th} Edition):

Tang, Wee-Hua. “EFFICIENT INTEGRAL EQUATION METHOD FOR 2.5D MICROWAVE CIRCUITS IN LAYERED MEDIA.” 2005. Web. 24 May 2018.

Vancouver:

Tang W. EFFICIENT INTEGRAL EQUATION METHOD FOR 2.5D MICROWAVE CIRCUITS IN LAYERED MEDIA. [Internet] [Doctoral dissertation]. University of Kentucky; 2005. [cited 2018 May 24]. Available from: http://uknowledge.uky.edu/gradschool_diss/345.

Council of Science Editors:

Tang W. EFFICIENT INTEGRAL EQUATION METHOD FOR 2.5D MICROWAVE CIRCUITS IN LAYERED MEDIA. [Doctoral Dissertation]. University of Kentucky; 2005. Available from: http://uknowledge.uky.edu/gradschool_diss/345

9.
LIU ENXIAO.
Electrical performance analysis of high-speed interconnects and *circuits* by numerical modeling methods.

Degree: 2005, National University of Singapore

URL: http://scholarbank.nus.edu.sg/handle/10635/16992 ; http://scholarbank.nus.edu.sg/bitstream/10635%2F16992/1/bitstream ; http://scholarbank.nus.edu.sg/bitstream/10635%2F16992/2/bitstream

Subjects/Keywords: high-speed interconnect; signal integrity; FDTD-macromodeling; multilayer circuits; Green's function; hybrid method

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

ENXIAO, L. (2005). Electrical performance analysis of high-speed interconnects and circuits by numerical modeling methods. (Thesis). National University of Singapore. Retrieved from http://scholarbank.nus.edu.sg/handle/10635/16992 ; http://scholarbank.nus.edu.sg/bitstream/10635%2F16992/1/bitstream ; http://scholarbank.nus.edu.sg/bitstream/10635%2F16992/2/bitstream

Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^{th} Edition):

ENXIAO, LIU. “Electrical performance analysis of high-speed interconnects and circuits by numerical modeling methods.” 2005. Thesis, National University of Singapore. Accessed May 24, 2018. http://scholarbank.nus.edu.sg/handle/10635/16992 ; http://scholarbank.nus.edu.sg/bitstream/10635%2F16992/1/bitstream ; http://scholarbank.nus.edu.sg/bitstream/10635%2F16992/2/bitstream.

Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^{th} Edition):

ENXIAO, LIU. “Electrical performance analysis of high-speed interconnects and circuits by numerical modeling methods.” 2005. Web. 24 May 2018.

Vancouver:

ENXIAO L. Electrical performance analysis of high-speed interconnects and circuits by numerical modeling methods. [Internet] [Thesis]. National University of Singapore; 2005. [cited 2018 May 24]. Available from: http://scholarbank.nus.edu.sg/handle/10635/16992 ; http://scholarbank.nus.edu.sg/bitstream/10635%2F16992/1/bitstream ; http://scholarbank.nus.edu.sg/bitstream/10635%2F16992/2/bitstream.

Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

ENXIAO L. Electrical performance analysis of high-speed interconnects and circuits by numerical modeling methods. [Thesis]. National University of Singapore; 2005. Available from: http://scholarbank.nus.edu.sg/handle/10635/16992 ; http://scholarbank.nus.edu.sg/bitstream/10635%2F16992/1/bitstream ; http://scholarbank.nus.edu.sg/bitstream/10635%2F16992/2/bitstream

Not specified: Masters Thesis or Doctoral Dissertation

10.
Sun, Fengyuan.
Analyse et caractérisation des couplages substrat et de la connectique dans les *circuits* 3D : Vers des modèles compacts : Analysis and characterization of substrate and connection couplings in 3D *circuits* : Towards compact models.

Degree: Docteur es, Electronique, 2013, INSA Lyon

URL: http://www.theses.fr/2013ISAL0073

►

L’intégration 3D est la solution technologique la plus prometteuse pour suivre le niveau d’intégration dictée par la loi de Moore (cf. more than Moore, versus… (more)

Subjects/Keywords: Electronique; Conception de cricuits numériques; Intégration 3D; Circuits intégrés 3D; Modélisation; Couplage de substrats; Fonction de Green; Modèle de ligne de transmission; Fréquence radio (RF); Extraction de l'impédence; Electronics; Through-Cilicon Vias; 3D Integrated Circuits; Compact modeling; Substrates coupling; Green's function; Transmission Line Model; Radio Frequency - RF; Impedance Extraction; 621.381 520 72

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Sun, F. (2013). Analyse et caractérisation des couplages substrat et de la connectique dans les circuits 3D : Vers des modèles compacts : Analysis and characterization of substrate and connection couplings in 3D circuits : Towards compact models. (Doctoral Dissertation). INSA Lyon. Retrieved from http://www.theses.fr/2013ISAL0073

Chicago Manual of Style (16^{th} Edition):

Sun, Fengyuan. “Analyse et caractérisation des couplages substrat et de la connectique dans les circuits 3D : Vers des modèles compacts : Analysis and characterization of substrate and connection couplings in 3D circuits : Towards compact models.” 2013. Doctoral Dissertation, INSA Lyon. Accessed May 24, 2018. http://www.theses.fr/2013ISAL0073.

MLA Handbook (7^{th} Edition):

Sun, Fengyuan. “Analyse et caractérisation des couplages substrat et de la connectique dans les circuits 3D : Vers des modèles compacts : Analysis and characterization of substrate and connection couplings in 3D circuits : Towards compact models.” 2013. Web. 24 May 2018.

Vancouver:

Sun F. Analyse et caractérisation des couplages substrat et de la connectique dans les circuits 3D : Vers des modèles compacts : Analysis and characterization of substrate and connection couplings in 3D circuits : Towards compact models. [Internet] [Doctoral dissertation]. INSA Lyon; 2013. [cited 2018 May 24]. Available from: http://www.theses.fr/2013ISAL0073.

Council of Science Editors:

Sun F. Analyse et caractérisation des couplages substrat et de la connectique dans les circuits 3D : Vers des modèles compacts : Analysis and characterization of substrate and connection couplings in 3D circuits : Towards compact models. [Doctoral Dissertation]. INSA Lyon; 2013. Available from: http://www.theses.fr/2013ISAL0073

11. 長谷川, 亙. モバイルエージェントセキュリティに関する研究.

Degree: Japan Advanced Institute of Science and Technology / 北陸先端科学技術大学院大学

URL: http://hdl.handle.net/10119/3620

Supervisor:双紙 正和

情報科学研究科

修士

Subjects/Keywords: モバイルエージェント，セキュリティ，紛失通信，暗号回路，Secure Function Evaluation; Mobile Agent, Security, Oblivious Transfer, Encrypted Circuits, Secure Function Evaluation

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

長谷川, . (n.d.). モバイルエージェントセキュリティに関する研究. (Thesis). Japan Advanced Institute of Science and Technology / 北陸先端科学技術大学院大学. Retrieved from http://hdl.handle.net/10119/3620

Note: this citation may be lacking information needed for this citation format:

No year of publication.

Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^{th} Edition):

長谷川, 亙. “モバイルエージェントセキュリティに関する研究.” Thesis, Japan Advanced Institute of Science and Technology / 北陸先端科学技術大学院大学. Accessed May 24, 2018. http://hdl.handle.net/10119/3620.

Note: this citation may be lacking information needed for this citation format:

No year of publication.

Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^{th} Edition):

長谷川, 亙. “モバイルエージェントセキュリティに関する研究.” Web. 24 May 2018.

Note: this citation may be lacking information needed for this citation format:

No year of publication.

Vancouver:

長谷川 . モバイルエージェントセキュリティに関する研究. [Internet] [Thesis]. Japan Advanced Institute of Science and Technology / 北陸先端科学技術大学院大学; [cited 2018 May 24]. Available from: http://hdl.handle.net/10119/3620.

Note: this citation may be lacking information needed for this citation format:

Not specified: Masters Thesis or Doctoral Dissertation

No year of publication.

Council of Science Editors:

長谷川 . モバイルエージェントセキュリティに関する研究. [Thesis]. Japan Advanced Institute of Science and Technology / 北陸先端科学技術大学院大学; Available from: http://hdl.handle.net/10119/3620

Note: this citation may be lacking information needed for this citation format:

Not specified: Masters Thesis or Doctoral Dissertation

No year of publication.

University of Saskatchewan

12.
Redlapalli, Sanjeeva Kumar.
Development of neural units with higher-order synaptic operations and their applications to logic *circuits* and control problems.

Degree: 2004, University of Saskatchewan

URL: http://hdl.handle.net/10388/etd-08292004-234908

► Neural networks play an important role in the execution of goal-oriented paradigms. They offer flexibility, adaptability and versatility, so that a variety of approaches may…
(more)

Subjects/Keywords: Pattern Classification; Neural Networks; Logic Circuits; Higher-Order Neural Units (HONU); Higher-Order Synaptic Operations; Quadratic Function and Satellite Attitude Control

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Redlapalli, S. K. (2004). Development of neural units with higher-order synaptic operations and their applications to logic circuits and control problems. (Thesis). University of Saskatchewan. Retrieved from http://hdl.handle.net/10388/etd-08292004-234908

Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^{th} Edition):

Redlapalli, Sanjeeva Kumar. “Development of neural units with higher-order synaptic operations and their applications to logic circuits and control problems.” 2004. Thesis, University of Saskatchewan. Accessed May 24, 2018. http://hdl.handle.net/10388/etd-08292004-234908.

Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^{th} Edition):

Redlapalli, Sanjeeva Kumar. “Development of neural units with higher-order synaptic operations and their applications to logic circuits and control problems.” 2004. Web. 24 May 2018.

Vancouver:

Redlapalli SK. Development of neural units with higher-order synaptic operations and their applications to logic circuits and control problems. [Internet] [Thesis]. University of Saskatchewan; 2004. [cited 2018 May 24]. Available from: http://hdl.handle.net/10388/etd-08292004-234908.

Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Redlapalli SK. Development of neural units with higher-order synaptic operations and their applications to logic circuits and control problems. [Thesis]. University of Saskatchewan; 2004. Available from: http://hdl.handle.net/10388/etd-08292004-234908

Not specified: Masters Thesis or Doctoral Dissertation

Penn State University

13.
Yeo, Junho.
NUMERICALLY EFFICIENT TECHNIQUES FOR THE ANALYSIS OF
MICROWAVE ANTENNAS, *CIRCUITS* AND SCATTERING PROBLEMS.

Degree: PhD, Electrical Engineering, 2003, Penn State University

URL: https://etda.libraries.psu.edu/catalog/6087

► In this thesis, three approaches to alleviating the problem of large computation times arising in the Method of Moments (MoM) analysis of electromagnetic (EM) problems…
(more)

Subjects/Keywords: Impedance Matrix Interpolation; Method of Moments (MoM); Characteristic Basis Function (CBF); Microwave antennas and Circuits; Scattering Problems

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Yeo, J. (2003). NUMERICALLY EFFICIENT TECHNIQUES FOR THE ANALYSIS OF MICROWAVE ANTENNAS, CIRCUITS AND SCATTERING PROBLEMS. (Doctoral Dissertation). Penn State University. Retrieved from https://etda.libraries.psu.edu/catalog/6087

Chicago Manual of Style (16^{th} Edition):

Yeo, Junho. “NUMERICALLY EFFICIENT TECHNIQUES FOR THE ANALYSIS OF MICROWAVE ANTENNAS, CIRCUITS AND SCATTERING PROBLEMS.” 2003. Doctoral Dissertation, Penn State University. Accessed May 24, 2018. https://etda.libraries.psu.edu/catalog/6087.

MLA Handbook (7^{th} Edition):

Yeo, Junho. “NUMERICALLY EFFICIENT TECHNIQUES FOR THE ANALYSIS OF MICROWAVE ANTENNAS, CIRCUITS AND SCATTERING PROBLEMS.” 2003. Web. 24 May 2018.

Vancouver:

Yeo J. NUMERICALLY EFFICIENT TECHNIQUES FOR THE ANALYSIS OF MICROWAVE ANTENNAS, CIRCUITS AND SCATTERING PROBLEMS. [Internet] [Doctoral dissertation]. Penn State University; 2003. [cited 2018 May 24]. Available from: https://etda.libraries.psu.edu/catalog/6087.

Council of Science Editors:

Yeo J. NUMERICALLY EFFICIENT TECHNIQUES FOR THE ANALYSIS OF MICROWAVE ANTENNAS, CIRCUITS AND SCATTERING PROBLEMS. [Doctoral Dissertation]. Penn State University; 2003. Available from: https://etda.libraries.psu.edu/catalog/6087

Brno University of Technology

14. Mihulka, Tomáš. Evoluční optimalizace analogových obvodů .

Degree: 2017, Brno University of Technology

URL: http://hdl.handle.net/11012/69537

► Cílem práce bylo vytvořit systém pro optimalizaci vybraných analogových obvodů pomocí evoluce s různými fitness funkcemi. Taktéž na tomto systému provádět sadu experimentů a na…
(more)

Subjects/Keywords: Evoluční optimalizace; analogový obvod; zesilovač; oscilátor; evoluční algoritmus; genetický algoritmus; evoluční strategie; fitness funkce; Pearsonův korelační koeficient; Darwin; Darwinovská evoluce; SPICE; Ngspice .; Evolutionary optimisation; analogue circuits; amplifier; oscillator; evolutionary algorithm; Genetic algorithm; evolution strategy; fitness function; Pearson correlation coefficient; Darwin; Darwinian theory; SPICE; Ngspice .

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Mihulka, T. (2017). Evoluční optimalizace analogových obvodů . (Thesis). Brno University of Technology. Retrieved from http://hdl.handle.net/11012/69537

Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^{th} Edition):

Mihulka, Tomáš. “Evoluční optimalizace analogových obvodů .” 2017. Thesis, Brno University of Technology. Accessed May 24, 2018. http://hdl.handle.net/11012/69537.

Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^{th} Edition):

Mihulka, Tomáš. “Evoluční optimalizace analogových obvodů .” 2017. Web. 24 May 2018.

Vancouver:

Mihulka T. Evoluční optimalizace analogových obvodů . [Internet] [Thesis]. Brno University of Technology; 2017. [cited 2018 May 24]. Available from: http://hdl.handle.net/11012/69537.

Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Mihulka T. Evoluční optimalizace analogových obvodů . [Thesis]. Brno University of Technology; 2017. Available from: http://hdl.handle.net/11012/69537

Not specified: Masters Thesis or Doctoral Dissertation

Brno University of Technology

15. Vyskočil, Jiří. Přímá realizace přenosové funkce obvody s moderními funkčními bloky .

Degree: 2009, Brno University of Technology

URL: http://hdl.handle.net/11012/2897

► Tématem mé bakalářské práce je přímá realizace přenosové funkce obvody s moderními funkčními bloky. Jedná se o návrh multifunkčních kmitočtových filtrů. Výhodou přímé realizace přenosové…
(more)

Subjects/Keywords: Analogové obvody; ARC filtry; proudový mód; napěťový mód; operační zesilovač; transkonduktanční operační zesilovač; struktury s více smyčkami zpětné vazby; přenosová funkce; Analogue circuits; ARC filters; current mode; voltage mode; operational amplifier; transconductance operational amplifier; multi-loop feedback structures; transfer function

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Vyskočil, J. (2009). Přímá realizace přenosové funkce obvody s moderními funkčními bloky . (Thesis). Brno University of Technology. Retrieved from http://hdl.handle.net/11012/2897

Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^{th} Edition):

Vyskočil, Jiří. “Přímá realizace přenosové funkce obvody s moderními funkčními bloky .” 2009. Thesis, Brno University of Technology. Accessed May 24, 2018. http://hdl.handle.net/11012/2897.

Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^{th} Edition):

Vyskočil, Jiří. “Přímá realizace přenosové funkce obvody s moderními funkčními bloky .” 2009. Web. 24 May 2018.

Vancouver:

Vyskočil J. Přímá realizace přenosové funkce obvody s moderními funkčními bloky . [Internet] [Thesis]. Brno University of Technology; 2009. [cited 2018 May 24]. Available from: http://hdl.handle.net/11012/2897.

Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Vyskočil J. Přímá realizace přenosové funkce obvody s moderními funkčními bloky . [Thesis]. Brno University of Technology; 2009. Available from: http://hdl.handle.net/11012/2897

Not specified: Masters Thesis or Doctoral Dissertation

University of Waterloo

16.
Khajehnasiri, Amirreza.
A Generalized 2-D Multiport Model for Planar *Circuits* with Slots in Ground Plane.

Degree: 2005, University of Waterloo

URL: http://hdl.handle.net/10012/777

► With increasing complexity of microwave integrated *circuits* and tendency towards building integrated modules, real estate in printed circuit boards becomes more at premium. On the…
(more)

Subjects/Keywords: Electrical & Computer Engineering; Multi-port Network Model; Contour Integral Equation; Complex Images; Multi-layer Planar Circuits; Green's Function

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Khajehnasiri, A. (2005). A Generalized 2-D Multiport Model for Planar Circuits with Slots in Ground Plane. (Thesis). University of Waterloo. Retrieved from http://hdl.handle.net/10012/777

Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^{th} Edition):

Khajehnasiri, Amirreza. “A Generalized 2-D Multiport Model for Planar Circuits with Slots in Ground Plane.” 2005. Thesis, University of Waterloo. Accessed May 24, 2018. http://hdl.handle.net/10012/777.

Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^{th} Edition):

Khajehnasiri, Amirreza. “A Generalized 2-D Multiport Model for Planar Circuits with Slots in Ground Plane.” 2005. Web. 24 May 2018.

Vancouver:

Khajehnasiri A. A Generalized 2-D Multiport Model for Planar Circuits with Slots in Ground Plane. [Internet] [Thesis]. University of Waterloo; 2005. [cited 2018 May 24]. Available from: http://hdl.handle.net/10012/777.

Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Khajehnasiri A. A Generalized 2-D Multiport Model for Planar Circuits with Slots in Ground Plane. [Thesis]. University of Waterloo; 2005. Available from: http://hdl.handle.net/10012/777

Not specified: Masters Thesis or Doctoral Dissertation

17. Majzoobi, Mehrdad. Lightweight Silicon-based Security: Concept, Implementations, and Protocols.

Degree: 2013, Rice University

URL: http://hdl.handle.net/1911/71995

► Advancement in cryptography over the past few decades has enabled a spectrum of security mechanisms and protocols for many applications. Despite the algorithmic security of…
(more)

Subjects/Keywords: Physical unclonable function; Field programmable gate arrays; Application specific integrated circuits; Leakage current; Programmable delay line; True random number generator

…observing timing failure as a *function* of clock
pulse width, T… …55
4.17 Signal propagation delay as a *function* of temperature. . . . . . . . .
56
4.18… …1’s in responses (normalized) as a *function* of tuning level
for the PUF on FPGA… …70
4.26 The probability of majority voting system output being equal to 1 as
a *function* of… …simulation . . . . .
5.6
78
80
The average response error rate as a *function* of the current…

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Majzoobi, M. (2013). Lightweight Silicon-based Security: Concept, Implementations, and Protocols. (Thesis). Rice University. Retrieved from http://hdl.handle.net/1911/71995

Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^{th} Edition):

Majzoobi, Mehrdad. “Lightweight Silicon-based Security: Concept, Implementations, and Protocols.” 2013. Thesis, Rice University. Accessed May 24, 2018. http://hdl.handle.net/1911/71995.

Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^{th} Edition):

Majzoobi, Mehrdad. “Lightweight Silicon-based Security: Concept, Implementations, and Protocols.” 2013. Web. 24 May 2018.

Vancouver:

Majzoobi M. Lightweight Silicon-based Security: Concept, Implementations, and Protocols. [Internet] [Thesis]. Rice University; 2013. [cited 2018 May 24]. Available from: http://hdl.handle.net/1911/71995.

Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Majzoobi M. Lightweight Silicon-based Security: Concept, Implementations, and Protocols. [Thesis]. Rice University; 2013. Available from: http://hdl.handle.net/1911/71995

Not specified: Masters Thesis or Doctoral Dissertation

Universidad de Cantabria

18. Mediavilla Sánchez, Angel. Contribución al estudio de osciladores microondas en régimen de gran señal.

Degree: Departamento de Ingeniería de Comunicaciones, 1984, Universidad de Cantabria

URL: http://hdl.handle.net/10803/22715

► Se presenta un estudio de las oscilaciones microondas en régimen de gran señal en dispositivos activos de estado sólido caracterizados por su función descriptiva sinusoidal.…
(more)

Subjects/Keywords: función descriptiva; osciladores; microondas; semiconductores; circuitos no lineales; FET; describing function; oscillators; microwaves; semiconductors; nonlinear circuits; Teoría de la Señal y Comunicaciones; 621.3

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Mediavilla Sánchez, A. (1984). Contribución al estudio de osciladores microondas en régimen de gran señal. (Thesis). Universidad de Cantabria. Retrieved from http://hdl.handle.net/10803/22715

Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^{th} Edition):

Mediavilla Sánchez, Angel. “Contribución al estudio de osciladores microondas en régimen de gran señal.” 1984. Thesis, Universidad de Cantabria. Accessed May 24, 2018. http://hdl.handle.net/10803/22715.

Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^{th} Edition):

Mediavilla Sánchez, Angel. “Contribución al estudio de osciladores microondas en régimen de gran señal.” 1984. Web. 24 May 2018.

Vancouver:

Mediavilla Sánchez A. Contribución al estudio de osciladores microondas en régimen de gran señal. [Internet] [Thesis]. Universidad de Cantabria; 1984. [cited 2018 May 24]. Available from: http://hdl.handle.net/10803/22715.

Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Mediavilla Sánchez A. Contribución al estudio de osciladores microondas en régimen de gran señal. [Thesis]. Universidad de Cantabria; 1984. Available from: http://hdl.handle.net/10803/22715

Not specified: Masters Thesis or Doctoral Dissertation

19. Seixas, Claudiner Mendes de [UNESP]. Uma proposta de representação de sistemas de aterramento diretamente no domínio do tempo.

Degree: 2017, Universidade Estadual Paulista

URL: http://hdl.handle.net/11449/151976

►

Este trabalho apresenta uma proposta de representação de sistemas de aterramento elétrico diretamente no domínio do tempo, tendo como vantagem os benefícios da modelagem realizada… (more)

Subjects/Keywords: Aterramento elétrico; Circuitos elétricos; Descarga atmosférica; Domínios do tempo e da frequência; Função racional; Impedância harmônica; Modelo de linha de transmissão; Modelo eletromagnético; Resistividade do solo; Resposta em frequência; Atmospheric discharge; Electric circuits; Electrical grounding; Electromagnetic model; Frequency response; Harmonic impedance; Rational function; Soil resistivity; Time and frequency domains; Transmission line model

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Seixas, C. M. d. [. (2017). Uma proposta de representação de sistemas de aterramento diretamente no domínio do tempo. (Thesis). Universidade Estadual Paulista. Retrieved from http://hdl.handle.net/11449/151976

Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^{th} Edition):

Seixas, Claudiner Mendes de [UNESP]. “Uma proposta de representação de sistemas de aterramento diretamente no domínio do tempo.” 2017. Thesis, Universidade Estadual Paulista. Accessed May 24, 2018. http://hdl.handle.net/11449/151976.

Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^{th} Edition):

Seixas, Claudiner Mendes de [UNESP]. “Uma proposta de representação de sistemas de aterramento diretamente no domínio do tempo.” 2017. Web. 24 May 2018.

Vancouver:

Seixas CMd[. Uma proposta de representação de sistemas de aterramento diretamente no domínio do tempo. [Internet] [Thesis]. Universidade Estadual Paulista; 2017. [cited 2018 May 24]. Available from: http://hdl.handle.net/11449/151976.

Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Seixas CMd[. Uma proposta de representação de sistemas de aterramento diretamente no domínio do tempo. [Thesis]. Universidade Estadual Paulista; 2017. Available from: http://hdl.handle.net/11449/151976

Not specified: Masters Thesis or Doctoral Dissertation

Aristotle University Of Thessaloniki (AUTH); Αριστοτέλειο Πανεπιστήμιο Θεσσαλονίκης (ΑΠΘ)

20. Fitsios, Dimitrios. Τεχνολογίες και αρχιτεκτονικές για υψίρρυθμες οπτικές μνήμες RAM τυχαίας προσπέλασης.

Degree: 2015, Aristotle University Of Thessaloniki (AUTH); Αριστοτέλειο Πανεπιστήμιο Θεσσαλονίκης (ΑΠΘ)

URL: http://hdl.handle.net/10442/hedi/36303

► Within the framework of this PhD thesis, a solid theoretical analysis was developed, describing the frequency transfer *function* of two of the main optical memory…
(more)

Subjects/Keywords: Οπτική μνήμη RAM τυχαίας προσπέλασης; Οπτική αποθήκευση σήματος; Οπτικός ενισχυτής ημιαγωγού; Συμβολόμετρο Mach Zehnder; Θεωρία διαταραχών; Συνάρτηση μεταφοράς κυκλωμάτων οπτικής μνήμης; Υβριδική ολοκλήρωση ενεργών στοιχείων; Τεχνολογία πυριτίου-σε-μονωτή; Ημιαγωγοί GalnNAs; Μετατροπή μήκους κύματος; Φωτονική ολοκλήρωση; Πολυπλεξία μήκους κύματος; Optical RAM; Optical buffering; Semiconductor optical amplifiers; Mach Zehnder interferometer; Perturbation theory; Optical memory circuits transfer function; Hybrid integration of active elements; Silicon-on-insulator technology; GalnNAs semiconductors; Dilute nitride; Wavelength conversion; Photonic integration; Wavelength division multiplexing

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Fitsios, D. (2015). Τεχνολογίες και αρχιτεκτονικές για υψίρρυθμες οπτικές μνήμες RAM τυχαίας προσπέλασης. (Thesis). Aristotle University Of Thessaloniki (AUTH); Αριστοτέλειο Πανεπιστήμιο Θεσσαλονίκης (ΑΠΘ). Retrieved from http://hdl.handle.net/10442/hedi/36303

Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^{th} Edition):

Fitsios, Dimitrios. “Τεχνολογίες και αρχιτεκτονικές για υψίρρυθμες οπτικές μνήμες RAM τυχαίας προσπέλασης.” 2015. Thesis, Aristotle University Of Thessaloniki (AUTH); Αριστοτέλειο Πανεπιστήμιο Θεσσαλονίκης (ΑΠΘ). Accessed May 24, 2018. http://hdl.handle.net/10442/hedi/36303.

Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^{th} Edition):

Fitsios, Dimitrios. “Τεχνολογίες και αρχιτεκτονικές για υψίρρυθμες οπτικές μνήμες RAM τυχαίας προσπέλασης.” 2015. Web. 24 May 2018.

Vancouver:

Fitsios D. Τεχνολογίες και αρχιτεκτονικές για υψίρρυθμες οπτικές μνήμες RAM τυχαίας προσπέλασης. [Internet] [Thesis]. Aristotle University Of Thessaloniki (AUTH); Αριστοτέλειο Πανεπιστήμιο Θεσσαλονίκης (ΑΠΘ); 2015. [cited 2018 May 24]. Available from: http://hdl.handle.net/10442/hedi/36303.

Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Fitsios D. Τεχνολογίες και αρχιτεκτονικές για υψίρρυθμες οπτικές μνήμες RAM τυχαίας προσπέλασης. [Thesis]. Aristotle University Of Thessaloniki (AUTH); Αριστοτέλειο Πανεπιστήμιο Θεσσαλονίκης (ΑΠΘ); 2015. Available from: http://hdl.handle.net/10442/hedi/36303

Not specified: Masters Thesis or Doctoral Dissertation

21. Pardo Gonzalez, Mauricio. MEMS-based phase-locked-loop clock conditioner.

Degree: PhD, Electrical and Computer Engineering, 2012, Georgia Tech

URL: http://hdl.handle.net/1853/43643

► Ultra narrow-band filters and the use of two loops in a cascade configuration dominate current clock conditioners based on phase-locked-loop (PLL) schemes. Since a PLL…
(more)

Subjects/Keywords: Frequency-phase transfer function; MEMS VCO; LC VCO; Switching network; Root-locus; Nyquist stability criterion; Pole-zero locations; Band rejection; BRN-PLL; MEMS nonlinearity; Detuning; Power-series-based PN model; Phase-locked loops; Phase shifters; Integrated circuits

…40
Figure 28. Extended lumped-element model for determining the noise transfer *function*:
a… …architecture with the associated transfer *function* and b) Phase margin deterioration. .... 44… …Figure 30. Reference transfer *function* comparison between the cascade-type PLL and the
BRN-PLL… …83
Figure 62. Single-transistor compensation *circuits* used in [59]… …Reference noise transfer *function* and b) filtering for the remaining building
blocks…

Record Details Similar Records

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^{th} Edition):

Pardo Gonzalez, M. (2012). MEMS-based phase-locked-loop clock conditioner. (Doctoral Dissertation). Georgia Tech. Retrieved from http://hdl.handle.net/1853/43643

Chicago Manual of Style (16^{th} Edition):

Pardo Gonzalez, Mauricio. “MEMS-based phase-locked-loop clock conditioner.” 2012. Doctoral Dissertation, Georgia Tech. Accessed May 24, 2018. http://hdl.handle.net/1853/43643.

MLA Handbook (7^{th} Edition):

Pardo Gonzalez, Mauricio. “MEMS-based phase-locked-loop clock conditioner.” 2012. Web. 24 May 2018.

Vancouver:

Pardo Gonzalez M. MEMS-based phase-locked-loop clock conditioner. [Internet] [Doctoral dissertation]. Georgia Tech; 2012. [cited 2018 May 24]. Available from: http://hdl.handle.net/1853/43643.

Council of Science Editors:

Pardo Gonzalez M. MEMS-based phase-locked-loop clock conditioner. [Doctoral Dissertation]. Georgia Tech; 2012. Available from: http://hdl.handle.net/1853/43643