Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for subject:(Fault Injection). Showing records 1 – 30 of 161 total matches.

[1] [2] [3] [4] [5] [6]

Search Limiters

Last 2 Years | English Only

Degrees

Levels

Languages

Country

▼ Search Limiters


University of Texas – Austin

1. Chaudhari, Ameya Suhas. Fiesta++ : a software implemented fault injection tool for transient fault injection.

Degree: MSin Engineering, Electrical and Computer Engineering, 2014, University of Texas – Austin

 Computer systems, even when correctly designed, can suffer from temporary errors due to radiation particles striking the circuit or changes in the operating conditions such… (more)

Subjects/Keywords: Fault injection; SWIFI

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chaudhari, A. S. (2014). Fiesta++ : a software implemented fault injection tool for transient fault injection. (Masters Thesis). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/28159

Chicago Manual of Style (16th Edition):

Chaudhari, Ameya Suhas. “Fiesta++ : a software implemented fault injection tool for transient fault injection.” 2014. Masters Thesis, University of Texas – Austin. Accessed May 10, 2021. http://hdl.handle.net/2152/28159.

MLA Handbook (7th Edition):

Chaudhari, Ameya Suhas. “Fiesta++ : a software implemented fault injection tool for transient fault injection.” 2014. Web. 10 May 2021.

Vancouver:

Chaudhari AS. Fiesta++ : a software implemented fault injection tool for transient fault injection. [Internet] [Masters thesis]. University of Texas – Austin; 2014. [cited 2021 May 10]. Available from: http://hdl.handle.net/2152/28159.

Council of Science Editors:

Chaudhari AS. Fiesta++ : a software implemented fault injection tool for transient fault injection. [Masters Thesis]. University of Texas – Austin; 2014. Available from: http://hdl.handle.net/2152/28159


Louisiana State University

2. Chen, Sui. Enhancing Program Soft Error Resilience through Algorithmic Approaches.

Degree: MSEE, Electrical and Computer Engineering, 2016, Louisiana State University

 The rising count and shrinking feature size of transistors within modern computers is making them increasingly vulnerable to various types of soft faults. This problem… (more)

Subjects/Keywords: Soft Error; Algorithmic Fault Resilience; Fault Injection

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chen, S. (2016). Enhancing Program Soft Error Resilience through Algorithmic Approaches. (Masters Thesis). Louisiana State University. Retrieved from etd-09262016-115601 ; https://digitalcommons.lsu.edu/gradschool_theses/4411

Chicago Manual of Style (16th Edition):

Chen, Sui. “Enhancing Program Soft Error Resilience through Algorithmic Approaches.” 2016. Masters Thesis, Louisiana State University. Accessed May 10, 2021. etd-09262016-115601 ; https://digitalcommons.lsu.edu/gradschool_theses/4411.

MLA Handbook (7th Edition):

Chen, Sui. “Enhancing Program Soft Error Resilience through Algorithmic Approaches.” 2016. Web. 10 May 2021.

Vancouver:

Chen S. Enhancing Program Soft Error Resilience through Algorithmic Approaches. [Internet] [Masters thesis]. Louisiana State University; 2016. [cited 2021 May 10]. Available from: etd-09262016-115601 ; https://digitalcommons.lsu.edu/gradschool_theses/4411.

Council of Science Editors:

Chen S. Enhancing Program Soft Error Resilience through Algorithmic Approaches. [Masters Thesis]. Louisiana State University; 2016. Available from: etd-09262016-115601 ; https://digitalcommons.lsu.edu/gradschool_theses/4411


Kennesaw State University

3. Bulusu, Pranahita. Detection of Lightweight Directory Access Protocol Query Injection Attacks in Web Applications.

Degree: MSCS, Computer Science, 2015, Kennesaw State University

  The Lightweight Directory Access Protocol (LDAP) is a common protocol used in organizations for Directory Service. LDAP is popular because of its features such… (more)

Subjects/Keywords: LDAP injection; Web security; Fault injection; Object Constraint Language; SQL injection

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Bulusu, P. (2015). Detection of Lightweight Directory Access Protocol Query Injection Attacks in Web Applications. (Thesis). Kennesaw State University. Retrieved from https://digitalcommons.kennesaw.edu/cs_etd/1

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Bulusu, Pranahita. “Detection of Lightweight Directory Access Protocol Query Injection Attacks in Web Applications.” 2015. Thesis, Kennesaw State University. Accessed May 10, 2021. https://digitalcommons.kennesaw.edu/cs_etd/1.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Bulusu, Pranahita. “Detection of Lightweight Directory Access Protocol Query Injection Attacks in Web Applications.” 2015. Web. 10 May 2021.

Vancouver:

Bulusu P. Detection of Lightweight Directory Access Protocol Query Injection Attacks in Web Applications. [Internet] [Thesis]. Kennesaw State University; 2015. [cited 2021 May 10]. Available from: https://digitalcommons.kennesaw.edu/cs_etd/1.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Bulusu P. Detection of Lightweight Directory Access Protocol Query Injection Attacks in Web Applications. [Thesis]. Kennesaw State University; 2015. Available from: https://digitalcommons.kennesaw.edu/cs_etd/1

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

4. Chen, Yi-Chieh. A Workbench for Fault-Tolerant Microprocessor with Multiple HW/SW Approaches.

Degree: Master, Computer Science and Engineering, 2015, NSYSU

 We present an integrated development environment (IDE) with GUI for generating and evaluating the fault-tolerant microprocessor. Designer can select from hardware options (dual-core for microprocessor,… (more)

Subjects/Keywords: Fault-Tolerant; Microprocessor; Memory; Fault Injection; Fault Coverage

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chen, Y. (2015). A Workbench for Fault-Tolerant Microprocessor with Multiple HW/SW Approaches. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-1115115-082713

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Chen, Yi-Chieh. “A Workbench for Fault-Tolerant Microprocessor with Multiple HW/SW Approaches.” 2015. Thesis, NSYSU. Accessed May 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-1115115-082713.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Chen, Yi-Chieh. “A Workbench for Fault-Tolerant Microprocessor with Multiple HW/SW Approaches.” 2015. Web. 10 May 2021.

Vancouver:

Chen Y. A Workbench for Fault-Tolerant Microprocessor with Multiple HW/SW Approaches. [Internet] [Thesis]. NSYSU; 2015. [cited 2021 May 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-1115115-082713.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chen Y. A Workbench for Fault-Tolerant Microprocessor with Multiple HW/SW Approaches. [Thesis]. NSYSU; 2015. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-1115115-082713

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

5. Espinosa García, Jaime. New Fault Detection, Mitigation and Injection Strategies for Current and Forthcoming Challenges of HW Embedded Designs .

Degree: 2016, Universitat Politècnica de València

 [EN] Relevance of electronics towards safety of common devices has only been growing, as an ever growing stake of the functionality is assigned to them.… (more)

Subjects/Keywords: Fault tolerance; Fault injection; Error detection; Fault mitigation; Fault recovery; Fugacious faults; FALLES; CODESH

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Espinosa García, J. (2016). New Fault Detection, Mitigation and Injection Strategies for Current and Forthcoming Challenges of HW Embedded Designs . (Doctoral Dissertation). Universitat Politècnica de València. Retrieved from http://hdl.handle.net/10251/73146

Chicago Manual of Style (16th Edition):

Espinosa García, Jaime. “New Fault Detection, Mitigation and Injection Strategies for Current and Forthcoming Challenges of HW Embedded Designs .” 2016. Doctoral Dissertation, Universitat Politècnica de València. Accessed May 10, 2021. http://hdl.handle.net/10251/73146.

MLA Handbook (7th Edition):

Espinosa García, Jaime. “New Fault Detection, Mitigation and Injection Strategies for Current and Forthcoming Challenges of HW Embedded Designs .” 2016. Web. 10 May 2021.

Vancouver:

Espinosa García J. New Fault Detection, Mitigation and Injection Strategies for Current and Forthcoming Challenges of HW Embedded Designs . [Internet] [Doctoral dissertation]. Universitat Politècnica de València; 2016. [cited 2021 May 10]. Available from: http://hdl.handle.net/10251/73146.

Council of Science Editors:

Espinosa García J. New Fault Detection, Mitigation and Injection Strategies for Current and Forthcoming Challenges of HW Embedded Designs . [Doctoral Dissertation]. Universitat Politècnica de València; 2016. Available from: http://hdl.handle.net/10251/73146


Anna University

6. Paloli mohammed shareef. Study of fault injection patterns in Software development to analyse Defect leakage and amplification;.

Degree: Study of fault injection patterns in Software development to analyse Defect leakage and amplification, 2015, Anna University

Software reliability for business applications is becoming a topic of newlineinterest in IT community Fault injection involves the deliberate insertion of newlinefaults or errors into… (more)

Subjects/Keywords: Amplification Index; Fault Injection Experiments; Software development

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

shareef, P. m. (2015). Study of fault injection patterns in Software development to analyse Defect leakage and amplification;. (Thesis). Anna University. Retrieved from http://shodhganga.inflibnet.ac.in/handle/10603/40689

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

shareef, Paloli mohammed. “Study of fault injection patterns in Software development to analyse Defect leakage and amplification;.” 2015. Thesis, Anna University. Accessed May 10, 2021. http://shodhganga.inflibnet.ac.in/handle/10603/40689.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

shareef, Paloli mohammed. “Study of fault injection patterns in Software development to analyse Defect leakage and amplification;.” 2015. Web. 10 May 2021.

Vancouver:

shareef Pm. Study of fault injection patterns in Software development to analyse Defect leakage and amplification;. [Internet] [Thesis]. Anna University; 2015. [cited 2021 May 10]. Available from: http://shodhganga.inflibnet.ac.in/handle/10603/40689.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

shareef Pm. Study of fault injection patterns in Software development to analyse Defect leakage and amplification;. [Thesis]. Anna University; 2015. Available from: http://shodhganga.inflibnet.ac.in/handle/10603/40689

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Virginia Tech

7. Gujar, Surabhi Satyajit. Detecting Electromagnetic Injection Attack on FPGAs Using In Situ Timing Sensors.

Degree: MS, Computer Engineering, 2018, Virginia Tech

 Nowadays, security is one of the foremost concerns as the confidence in a system is mostly dependent on its ability to protect itself against any… (more)

Subjects/Keywords: Hardware Security; FPGA; Electromagnetic Injection; Fault Attacks

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Gujar, S. S. (2018). Detecting Electromagnetic Injection Attack on FPGAs Using In Situ Timing Sensors. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/97006

Chicago Manual of Style (16th Edition):

Gujar, Surabhi Satyajit. “Detecting Electromagnetic Injection Attack on FPGAs Using In Situ Timing Sensors.” 2018. Masters Thesis, Virginia Tech. Accessed May 10, 2021. http://hdl.handle.net/10919/97006.

MLA Handbook (7th Edition):

Gujar, Surabhi Satyajit. “Detecting Electromagnetic Injection Attack on FPGAs Using In Situ Timing Sensors.” 2018. Web. 10 May 2021.

Vancouver:

Gujar SS. Detecting Electromagnetic Injection Attack on FPGAs Using In Situ Timing Sensors. [Internet] [Masters thesis]. Virginia Tech; 2018. [cited 2021 May 10]. Available from: http://hdl.handle.net/10919/97006.

Council of Science Editors:

Gujar SS. Detecting Electromagnetic Injection Attack on FPGAs Using In Situ Timing Sensors. [Masters Thesis]. Virginia Tech; 2018. Available from: http://hdl.handle.net/10919/97006


Vanderbilt University

8. Chetia, Jugantor. An efficient AVF estimation technique using circuit partitioning.

Degree: MS, Electrical Engineering, 2012, Vanderbilt University

 Soft errors induced by radiation particles are increasingly becoming a source of concern for reliable design of VLSI systems. An important parameter to quantify the… (more)

Subjects/Keywords: AVF; statistical fault injection; circuit partitioning

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chetia, J. (2012). An efficient AVF estimation technique using circuit partitioning. (Thesis). Vanderbilt University. Retrieved from http://hdl.handle.net/1803/10484

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Chetia, Jugantor. “An efficient AVF estimation technique using circuit partitioning.” 2012. Thesis, Vanderbilt University. Accessed May 10, 2021. http://hdl.handle.net/1803/10484.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Chetia, Jugantor. “An efficient AVF estimation technique using circuit partitioning.” 2012. Web. 10 May 2021.

Vancouver:

Chetia J. An efficient AVF estimation technique using circuit partitioning. [Internet] [Thesis]. Vanderbilt University; 2012. [cited 2021 May 10]. Available from: http://hdl.handle.net/1803/10484.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chetia J. An efficient AVF estimation technique using circuit partitioning. [Thesis]. Vanderbilt University; 2012. Available from: http://hdl.handle.net/1803/10484

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Brigham Young University

9. Anderson, Jon-Paul. Duplicate with Choose: Using Statistics for Fault Mitigation.

Degree: PhD, 2016, Brigham Young University

 This dissertation presents a novel technique called duplicate with choose (DWCh) which is a modification of the fault detection technique duplicate with compare (DWC). DWCh… (more)

Subjects/Keywords: reliability; fault mitigation; fault injection; concurrent error detection; DWC; DWCh; FPGA

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Anderson, J. (2016). Duplicate with Choose: Using Statistics for Fault Mitigation. (Doctoral Dissertation). Brigham Young University. Retrieved from https://scholarsarchive.byu.edu/cgi/viewcontent.cgi?article=6963&context=etd

Chicago Manual of Style (16th Edition):

Anderson, Jon-Paul. “Duplicate with Choose: Using Statistics for Fault Mitigation.” 2016. Doctoral Dissertation, Brigham Young University. Accessed May 10, 2021. https://scholarsarchive.byu.edu/cgi/viewcontent.cgi?article=6963&context=etd.

MLA Handbook (7th Edition):

Anderson, Jon-Paul. “Duplicate with Choose: Using Statistics for Fault Mitigation.” 2016. Web. 10 May 2021.

Vancouver:

Anderson J. Duplicate with Choose: Using Statistics for Fault Mitigation. [Internet] [Doctoral dissertation]. Brigham Young University; 2016. [cited 2021 May 10]. Available from: https://scholarsarchive.byu.edu/cgi/viewcontent.cgi?article=6963&context=etd.

Council of Science Editors:

Anderson J. Duplicate with Choose: Using Statistics for Fault Mitigation. [Doctoral Dissertation]. Brigham Young University; 2016. Available from: https://scholarsarchive.byu.edu/cgi/viewcontent.cgi?article=6963&context=etd


University of Illinois – Urbana-Champaign

10. Jacques da Silva, Gabriela. Partial fault tolerance in stream processing applications - methods and evaluation techniques.

Degree: PhD, 1200, 2011, University of Illinois – Urbana-Champaign

 Stream processing emerged as a paradigm to continuously process incoming live data streams, such as audio, video, and business feeds. These applications are assembled as… (more)

Subjects/Keywords: fault tolerance; fault injection; stream processing; model-based evaluation; high-availability

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Jacques da Silva, G. (2011). Partial fault tolerance in stream processing applications - methods and evaluation techniques. (Doctoral Dissertation). University of Illinois – Urbana-Champaign. Retrieved from http://hdl.handle.net/2142/18383

Chicago Manual of Style (16th Edition):

Jacques da Silva, Gabriela. “Partial fault tolerance in stream processing applications - methods and evaluation techniques.” 2011. Doctoral Dissertation, University of Illinois – Urbana-Champaign. Accessed May 10, 2021. http://hdl.handle.net/2142/18383.

MLA Handbook (7th Edition):

Jacques da Silva, Gabriela. “Partial fault tolerance in stream processing applications - methods and evaluation techniques.” 2011. Web. 10 May 2021.

Vancouver:

Jacques da Silva G. Partial fault tolerance in stream processing applications - methods and evaluation techniques. [Internet] [Doctoral dissertation]. University of Illinois – Urbana-Champaign; 2011. [cited 2021 May 10]. Available from: http://hdl.handle.net/2142/18383.

Council of Science Editors:

Jacques da Silva G. Partial fault tolerance in stream processing applications - methods and evaluation techniques. [Doctoral Dissertation]. University of Illinois – Urbana-Champaign; 2011. Available from: http://hdl.handle.net/2142/18383

11. Isaza-González, José. Aportaciones a la tolerancia a fallos en microprocesadores bajo efectos de la radiación .

Degree: 2018, University of Alicante

 El funcionamiento correcto de un sistema electrónico, aún bajo perturbaciones y fallos causados por la radiación, ha sido siempre un factor crucial en aplicaciones aeroespaciales,… (more)

Subjects/Keywords: Microprocessor reliability; Fault injection; Soft error; Radiation effects fault tolerance

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Isaza-González, J. (2018). Aportaciones a la tolerancia a fallos en microprocesadores bajo efectos de la radiación . (Thesis). University of Alicante. Retrieved from http://hdl.handle.net/10045/90359

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Isaza-González, José. “Aportaciones a la tolerancia a fallos en microprocesadores bajo efectos de la radiación .” 2018. Thesis, University of Alicante. Accessed May 10, 2021. http://hdl.handle.net/10045/90359.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Isaza-González, José. “Aportaciones a la tolerancia a fallos en microprocesadores bajo efectos de la radiación .” 2018. Web. 10 May 2021.

Vancouver:

Isaza-González J. Aportaciones a la tolerancia a fallos en microprocesadores bajo efectos de la radiación . [Internet] [Thesis]. University of Alicante; 2018. [cited 2021 May 10]. Available from: http://hdl.handle.net/10045/90359.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Isaza-González J. Aportaciones a la tolerancia a fallos en microprocesadores bajo efectos de la radiación . [Thesis]. University of Alicante; 2018. Available from: http://hdl.handle.net/10045/90359

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Illinois – Urbana-Champaign

12. Jiang, Rui. Detection, diagnosis and modeling of ESD-induced soft failures - a gate-level and mixed-signal approach.

Degree: MS, Electrical & Computer Engr, 2017, University of Illinois – Urbana-Champaign

 Electronic systems are an indispensable part of people's lives today. However, the reliability of electronic systems can be threatened by external stimuli such as Electrostatic… (more)

Subjects/Keywords: Electrostatic discharges (ESD); Reliability; Fault modeling; Mixed-signal simulation; Fault injection; Fault detection

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Jiang, R. (2017). Detection, diagnosis and modeling of ESD-induced soft failures - a gate-level and mixed-signal approach. (Thesis). University of Illinois – Urbana-Champaign. Retrieved from http://hdl.handle.net/2142/98317

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Jiang, Rui. “Detection, diagnosis and modeling of ESD-induced soft failures - a gate-level and mixed-signal approach.” 2017. Thesis, University of Illinois – Urbana-Champaign. Accessed May 10, 2021. http://hdl.handle.net/2142/98317.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Jiang, Rui. “Detection, diagnosis and modeling of ESD-induced soft failures - a gate-level and mixed-signal approach.” 2017. Web. 10 May 2021.

Vancouver:

Jiang R. Detection, diagnosis and modeling of ESD-induced soft failures - a gate-level and mixed-signal approach. [Internet] [Thesis]. University of Illinois – Urbana-Champaign; 2017. [cited 2021 May 10]. Available from: http://hdl.handle.net/2142/98317.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Jiang R. Detection, diagnosis and modeling of ESD-induced soft failures - a gate-level and mixed-signal approach. [Thesis]. University of Illinois – Urbana-Champaign; 2017. Available from: http://hdl.handle.net/2142/98317

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

13. Tian, Ninghan. ETFIDS: Efficient Transient Fault Injection and Detection System.

Degree: MSs, EECS - Electrical Engineering, 2018, Case Western Reserve University School of Graduate Studies

 Computer use in high dependability applications is rapidly increasing. However, even when correctly designed, computer systems can still suffer from temporary errors due to various… (more)

Subjects/Keywords: Electrical Engineering; Fault-injection; dependable system; fault-tolerant system; fault; error; latency; coverage

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tian, N. (2018). ETFIDS: Efficient Transient Fault Injection and Detection System. (Masters Thesis). Case Western Reserve University School of Graduate Studies. Retrieved from http://rave.ohiolink.edu/etdc/view?acc_num=case1544716635499045

Chicago Manual of Style (16th Edition):

Tian, Ninghan. “ETFIDS: Efficient Transient Fault Injection and Detection System.” 2018. Masters Thesis, Case Western Reserve University School of Graduate Studies. Accessed May 10, 2021. http://rave.ohiolink.edu/etdc/view?acc_num=case1544716635499045.

MLA Handbook (7th Edition):

Tian, Ninghan. “ETFIDS: Efficient Transient Fault Injection and Detection System.” 2018. Web. 10 May 2021.

Vancouver:

Tian N. ETFIDS: Efficient Transient Fault Injection and Detection System. [Internet] [Masters thesis]. Case Western Reserve University School of Graduate Studies; 2018. [cited 2021 May 10]. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=case1544716635499045.

Council of Science Editors:

Tian N. ETFIDS: Efficient Transient Fault Injection and Detection System. [Masters Thesis]. Case Western Reserve University School of Graduate Studies; 2018. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=case1544716635499045


Université de Grenoble

14. Ben Jirad, Mohamed. Robustesse par conception de circuits implantés sur FPGA SRAM et validation par injection de fautes : Robustness improvement by designing circuits implemented on SRAM FPGAs and validation by fault injection.

Degree: Docteur es, Sciences et technologie industrielles, 2013, Université de Grenoble

Cette thèse s'intéresse en premier lieu à l'évaluation des effets fonctionnels des erreurs survenant dans la mémoire SRAM de configuration de certains FPGAs. La famille… (more)

Subjects/Keywords: FPGA à base de SRAM; Robustesse; Injection de fautes; SRAM-based FPGAs; Robustness; Fault injection

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ben Jirad, M. (2013). Robustesse par conception de circuits implantés sur FPGA SRAM et validation par injection de fautes : Robustness improvement by designing circuits implemented on SRAM FPGAs and validation by fault injection. (Doctoral Dissertation). Université de Grenoble. Retrieved from http://www.theses.fr/2013GRENT035

Chicago Manual of Style (16th Edition):

Ben Jirad, Mohamed. “Robustesse par conception de circuits implantés sur FPGA SRAM et validation par injection de fautes : Robustness improvement by designing circuits implemented on SRAM FPGAs and validation by fault injection.” 2013. Doctoral Dissertation, Université de Grenoble. Accessed May 10, 2021. http://www.theses.fr/2013GRENT035.

MLA Handbook (7th Edition):

Ben Jirad, Mohamed. “Robustesse par conception de circuits implantés sur FPGA SRAM et validation par injection de fautes : Robustness improvement by designing circuits implemented on SRAM FPGAs and validation by fault injection.” 2013. Web. 10 May 2021.

Vancouver:

Ben Jirad M. Robustesse par conception de circuits implantés sur FPGA SRAM et validation par injection de fautes : Robustness improvement by designing circuits implemented on SRAM FPGAs and validation by fault injection. [Internet] [Doctoral dissertation]. Université de Grenoble; 2013. [cited 2021 May 10]. Available from: http://www.theses.fr/2013GRENT035.

Council of Science Editors:

Ben Jirad M. Robustesse par conception de circuits implantés sur FPGA SRAM et validation par injection de fautes : Robustness improvement by designing circuits implemented on SRAM FPGAs and validation by fault injection. [Doctoral Dissertation]. Université de Grenoble; 2013. Available from: http://www.theses.fr/2013GRENT035


Vanderbilt University

15. Toomey, Corey Thomas. Statistical fault injection and analysis at the register transfer level using the Verilog procedural interface.

Degree: MS, Electrical Engineering, 2011, Vanderbilt University

 Soft errors are becoming an increasingly important issue in today’s microelectronics industry. With decreasing transistor sizes and increasing transistor counts, it is simply not efficient… (more)

Subjects/Keywords: Register Transfer Level; Fault Injection; Architectural Vulnerability Factor; Soft Errors; Single Event; Verilog Procedural Interface; Statistical Fault Injection

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Toomey, C. T. (2011). Statistical fault injection and analysis at the register transfer level using the Verilog procedural interface. (Thesis). Vanderbilt University. Retrieved from http://hdl.handle.net/1803/12059

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Toomey, Corey Thomas. “Statistical fault injection and analysis at the register transfer level using the Verilog procedural interface.” 2011. Thesis, Vanderbilt University. Accessed May 10, 2021. http://hdl.handle.net/1803/12059.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Toomey, Corey Thomas. “Statistical fault injection and analysis at the register transfer level using the Verilog procedural interface.” 2011. Web. 10 May 2021.

Vancouver:

Toomey CT. Statistical fault injection and analysis at the register transfer level using the Verilog procedural interface. [Internet] [Thesis]. Vanderbilt University; 2011. [cited 2021 May 10]. Available from: http://hdl.handle.net/1803/12059.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Toomey CT. Statistical fault injection and analysis at the register transfer level using the Verilog procedural interface. [Thesis]. Vanderbilt University; 2011. Available from: http://hdl.handle.net/1803/12059

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Delft University of Technology

16. Aït El Mehdi, Nourdin (author). Analyzing the Resilience of Modern Smartphones Against Fault Injection Attacks.

Degree: 2019, Delft University of Technology

 The costs and damages that result from cyber security weaknesses are increasing year by year. The cybercrime economy has grown to acquire $600 billion in… (more)

Subjects/Keywords: FI; Fault Injection; Android; Lock Screen; Smarpthones; Hacking; EMFI; Electro Magnetic Fault Injection; glitching; glitch; Package on Package

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Aït El Mehdi, N. (. (2019). Analyzing the Resilience of Modern Smartphones Against Fault Injection Attacks. (Masters Thesis). Delft University of Technology. Retrieved from http://resolver.tudelft.nl/uuid:cc5f637c-a36e-4234-a35f-1817224ce48e

Chicago Manual of Style (16th Edition):

Aït El Mehdi, Nourdin (author). “Analyzing the Resilience of Modern Smartphones Against Fault Injection Attacks.” 2019. Masters Thesis, Delft University of Technology. Accessed May 10, 2021. http://resolver.tudelft.nl/uuid:cc5f637c-a36e-4234-a35f-1817224ce48e.

MLA Handbook (7th Edition):

Aït El Mehdi, Nourdin (author). “Analyzing the Resilience of Modern Smartphones Against Fault Injection Attacks.” 2019. Web. 10 May 2021.

Vancouver:

Aït El Mehdi N(. Analyzing the Resilience of Modern Smartphones Against Fault Injection Attacks. [Internet] [Masters thesis]. Delft University of Technology; 2019. [cited 2021 May 10]. Available from: http://resolver.tudelft.nl/uuid:cc5f637c-a36e-4234-a35f-1817224ce48e.

Council of Science Editors:

Aït El Mehdi N(. Analyzing the Resilience of Modern Smartphones Against Fault Injection Attacks. [Masters Thesis]. Delft University of Technology; 2019. Available from: http://resolver.tudelft.nl/uuid:cc5f637c-a36e-4234-a35f-1817224ce48e


KTH

17. Ekström, Adam. Ett ramverk för fördelning av arbetsinsats vid injektion och upptäckt av mjukvarufel.

Degree: Electrical Engineering and Computer Science (EECS), 2019, KTH

Software developers spend much time on finding and fixing software faults, both during the development and the maintanence of the system. Despite this, there… (more)

Subjects/Keywords: Effort; Effort distribubtion; Software Fault Injection; Software Fault Detection; Framework; Insats; Insatsdistribution; Software Fault Injection; Software Fault Detection; Ramverk; Computer and Information Sciences; Data- och informationsvetenskap

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ekström, A. (2019). Ett ramverk för fördelning av arbetsinsats vid injektion och upptäckt av mjukvarufel. (Thesis). KTH. Retrieved from http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-268760

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Ekström, Adam. “Ett ramverk för fördelning av arbetsinsats vid injektion och upptäckt av mjukvarufel.” 2019. Thesis, KTH. Accessed May 10, 2021. http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-268760.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Ekström, Adam. “Ett ramverk för fördelning av arbetsinsats vid injektion och upptäckt av mjukvarufel.” 2019. Web. 10 May 2021.

Vancouver:

Ekström A. Ett ramverk för fördelning av arbetsinsats vid injektion och upptäckt av mjukvarufel. [Internet] [Thesis]. KTH; 2019. [cited 2021 May 10]. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-268760.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Ekström A. Ett ramverk för fördelning av arbetsinsats vid injektion och upptäckt av mjukvarufel. [Thesis]. KTH; 2019. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-268760

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

18. Oliveira, Ádria Barros de. Applying dual core lockstep in embedded processors to mitigate radiation induced soft errors.

Degree: 2017, Brazil

Os processadores embarcados operando em sistemas de segurança ou de missão crítica não podem falhar. Qualquer falha neste tipo de aplicação pode levar a consequências… (more)

Subjects/Keywords: Microeletrônica; Sistemas embarcados; Embedded Processors Reliability; Fault Injection; Radiation Experiments; Soft Errors; Lockstep; Fault Tolerance

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Oliveira, . B. d. (2017). Applying dual core lockstep in embedded processors to mitigate radiation induced soft errors. (Masters Thesis). Brazil. Retrieved from http://hdl.handle.net/10183/173785

Chicago Manual of Style (16th Edition):

Oliveira, Ádria Barros de. “Applying dual core lockstep in embedded processors to mitigate radiation induced soft errors.” 2017. Masters Thesis, Brazil. Accessed May 10, 2021. http://hdl.handle.net/10183/173785.

MLA Handbook (7th Edition):

Oliveira, Ádria Barros de. “Applying dual core lockstep in embedded processors to mitigate radiation induced soft errors.” 2017. Web. 10 May 2021.

Vancouver:

Oliveira Bd. Applying dual core lockstep in embedded processors to mitigate radiation induced soft errors. [Internet] [Masters thesis]. Brazil; 2017. [cited 2021 May 10]. Available from: http://hdl.handle.net/10183/173785.

Council of Science Editors:

Oliveira Bd. Applying dual core lockstep in embedded processors to mitigate radiation induced soft errors. [Masters Thesis]. Brazil; 2017. Available from: http://hdl.handle.net/10183/173785

19. Moro, Nicolas. Sécurisation de programmes assembleur face aux attaques visant les processeurs embarqués : Security of assembly programs against fault attacks on embedded processors.

Degree: Docteur es, Informatique, 2014, Université Pierre et Marie Curie – Paris VI

Cette thèse s'intéresse à la sécurité des programmes embarqués face aux attaques par injection de fautes. La prolifération des composants embarqués et la simplicité de… (more)

Subjects/Keywords: Attaques par injection de fautes; Injection électromagnétique; Modèle de fautes; Contre-Mesures vérifiées; Assembleur; Saut d'instruction; Fault injection attacks; Countermeasures; 005.8

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Moro, N. (2014). Sécurisation de programmes assembleur face aux attaques visant les processeurs embarqués : Security of assembly programs against fault attacks on embedded processors. (Doctoral Dissertation). Université Pierre et Marie Curie – Paris VI. Retrieved from http://www.theses.fr/2014PA066616

Chicago Manual of Style (16th Edition):

Moro, Nicolas. “Sécurisation de programmes assembleur face aux attaques visant les processeurs embarqués : Security of assembly programs against fault attacks on embedded processors.” 2014. Doctoral Dissertation, Université Pierre et Marie Curie – Paris VI. Accessed May 10, 2021. http://www.theses.fr/2014PA066616.

MLA Handbook (7th Edition):

Moro, Nicolas. “Sécurisation de programmes assembleur face aux attaques visant les processeurs embarqués : Security of assembly programs against fault attacks on embedded processors.” 2014. Web. 10 May 2021.

Vancouver:

Moro N. Sécurisation de programmes assembleur face aux attaques visant les processeurs embarqués : Security of assembly programs against fault attacks on embedded processors. [Internet] [Doctoral dissertation]. Université Pierre et Marie Curie – Paris VI; 2014. [cited 2021 May 10]. Available from: http://www.theses.fr/2014PA066616.

Council of Science Editors:

Moro N. Sécurisation de programmes assembleur face aux attaques visant les processeurs embarqués : Security of assembly programs against fault attacks on embedded processors. [Doctoral Dissertation]. Université Pierre et Marie Curie – Paris VI; 2014. Available from: http://www.theses.fr/2014PA066616


Linköping University

20. Sandberg, Hampus. Radiation Hardened System Design with Mitigation and Detection in FPGA.

Degree: Computer Engineering, 2016, Linköping University

  FPGAs are attractive devices as they enable the designer to make changes to the system during its lifetime. This is important in the early… (more)

Subjects/Keywords: FPGA; radiation; TMR; fault mitigation; fault injection; fault detection; Electrical Engineering, Electronic Engineering, Information Engineering; Elektroteknik och elektronik

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sandberg, H. (2016). Radiation Hardened System Design with Mitigation and Detection in FPGA. (Thesis). Linköping University. Retrieved from http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-132942

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Sandberg, Hampus. “Radiation Hardened System Design with Mitigation and Detection in FPGA.” 2016. Thesis, Linköping University. Accessed May 10, 2021. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-132942.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Sandberg, Hampus. “Radiation Hardened System Design with Mitigation and Detection in FPGA.” 2016. Web. 10 May 2021.

Vancouver:

Sandberg H. Radiation Hardened System Design with Mitigation and Detection in FPGA. [Internet] [Thesis]. Linköping University; 2016. [cited 2021 May 10]. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-132942.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Sandberg H. Radiation Hardened System Design with Mitigation and Detection in FPGA. [Thesis]. Linköping University; 2016. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-132942

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


UCLA

21. Le, Michael Vu. Resilient Virtualized Systems.

Degree: Computer Science, 2014, UCLA

 System virtualization allows forthe consolidation of many physicalservers on a single physical host by running theworkload of each physical serverinside a Virtual Machine (VM).This is… (more)

Subjects/Keywords: Computer science; fault injection; hypervisor; microreboot; recovery; reliability; virtualization

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Le, M. V. (2014). Resilient Virtualized Systems. (Thesis). UCLA. Retrieved from http://www.escholarship.org/uc/item/41d508vc

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Le, Michael Vu. “Resilient Virtualized Systems.” 2014. Thesis, UCLA. Accessed May 10, 2021. http://www.escholarship.org/uc/item/41d508vc.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Le, Michael Vu. “Resilient Virtualized Systems.” 2014. Web. 10 May 2021.

Vancouver:

Le MV. Resilient Virtualized Systems. [Internet] [Thesis]. UCLA; 2014. [cited 2021 May 10]. Available from: http://www.escholarship.org/uc/item/41d508vc.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Le MV. Resilient Virtualized Systems. [Thesis]. UCLA; 2014. Available from: http://www.escholarship.org/uc/item/41d508vc

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Waterloo

22. Liao, Haohao. Electromagnetic Fault Injection On Two Microcontrollers: Methodology, Fault Model, Attack and Countermeasures.

Degree: 2020, University of Waterloo

 Cryptographic algorithms are being applied to various kinds of embedded devices such as credit card, smart phone, etc. Those cryptographic algorithms are designed to be… (more)

Subjects/Keywords: security; computer hardware; hardware security; side channel attack; fault injection attack

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Liao, H. (2020). Electromagnetic Fault Injection On Two Microcontrollers: Methodology, Fault Model, Attack and Countermeasures. (Thesis). University of Waterloo. Retrieved from http://hdl.handle.net/10012/15639

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Liao, Haohao. “Electromagnetic Fault Injection On Two Microcontrollers: Methodology, Fault Model, Attack and Countermeasures.” 2020. Thesis, University of Waterloo. Accessed May 10, 2021. http://hdl.handle.net/10012/15639.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Liao, Haohao. “Electromagnetic Fault Injection On Two Microcontrollers: Methodology, Fault Model, Attack and Countermeasures.” 2020. Web. 10 May 2021.

Vancouver:

Liao H. Electromagnetic Fault Injection On Two Microcontrollers: Methodology, Fault Model, Attack and Countermeasures. [Internet] [Thesis]. University of Waterloo; 2020. [cited 2021 May 10]. Available from: http://hdl.handle.net/10012/15639.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Liao H. Electromagnetic Fault Injection On Two Microcontrollers: Methodology, Fault Model, Attack and Countermeasures. [Thesis]. University of Waterloo; 2020. Available from: http://hdl.handle.net/10012/15639

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


McMaster University

23. Zuzarte, Marvin. A Tool For Run Time Soft Error Fault Injection Into FPGA Circuits.

Degree: MASc, 2014, McMaster University

Safety and mission critical systems are currently deployed in many different fields where there is a greater presence of high energy particles (e.g. aerospace). The… (more)

Subjects/Keywords: FPGA; Fault injection; Field programmable gate array; runtime; soft error

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zuzarte, M. (2014). A Tool For Run Time Soft Error Fault Injection Into FPGA Circuits. (Masters Thesis). McMaster University. Retrieved from http://hdl.handle.net/11375/16500

Chicago Manual of Style (16th Edition):

Zuzarte, Marvin. “A Tool For Run Time Soft Error Fault Injection Into FPGA Circuits.” 2014. Masters Thesis, McMaster University. Accessed May 10, 2021. http://hdl.handle.net/11375/16500.

MLA Handbook (7th Edition):

Zuzarte, Marvin. “A Tool For Run Time Soft Error Fault Injection Into FPGA Circuits.” 2014. Web. 10 May 2021.

Vancouver:

Zuzarte M. A Tool For Run Time Soft Error Fault Injection Into FPGA Circuits. [Internet] [Masters thesis]. McMaster University; 2014. [cited 2021 May 10]. Available from: http://hdl.handle.net/11375/16500.

Council of Science Editors:

Zuzarte M. A Tool For Run Time Soft Error Fault Injection Into FPGA Circuits. [Masters Thesis]. McMaster University; 2014. Available from: http://hdl.handle.net/11375/16500


Delft University of Technology

24. Bes, Ruben (author). Benchmarking Distributed Database Performance and Dependability under Partial System Failures.

Degree: 2021, Delft University of Technology

Many types of database management systems exist, but finding the one that is right for a specific use case is becoming increasingly more difficult. Benchmarks… (more)

Subjects/Keywords: Distributed Database Systems; Benchmarking; Fault Injection; Dependability; Performance Evaluation

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Bes, R. (. (2021). Benchmarking Distributed Database Performance and Dependability under Partial System Failures. (Masters Thesis). Delft University of Technology. Retrieved from http://resolver.tudelft.nl/uuid:20b15e7e-2247-4667-ada4-1a3ad7d05aaa

Chicago Manual of Style (16th Edition):

Bes, Ruben (author). “Benchmarking Distributed Database Performance and Dependability under Partial System Failures.” 2021. Masters Thesis, Delft University of Technology. Accessed May 10, 2021. http://resolver.tudelft.nl/uuid:20b15e7e-2247-4667-ada4-1a3ad7d05aaa.

MLA Handbook (7th Edition):

Bes, Ruben (author). “Benchmarking Distributed Database Performance and Dependability under Partial System Failures.” 2021. Web. 10 May 2021.

Vancouver:

Bes R(. Benchmarking Distributed Database Performance and Dependability under Partial System Failures. [Internet] [Masters thesis]. Delft University of Technology; 2021. [cited 2021 May 10]. Available from: http://resolver.tudelft.nl/uuid:20b15e7e-2247-4667-ada4-1a3ad7d05aaa.

Council of Science Editors:

Bes R(. Benchmarking Distributed Database Performance and Dependability under Partial System Failures. [Masters Thesis]. Delft University of Technology; 2021. Available from: http://resolver.tudelft.nl/uuid:20b15e7e-2247-4667-ada4-1a3ad7d05aaa

25. Pham, Cuong. CloudVal: a framework for failure validation of virtualization environment in cloud infrastructure.

Degree: MS, 1200, 2013, University of Illinois – Urbana-Champaign

 We present CloudVal, a framework to validate the reliability of virtualization environment in cloud computing infrastructure. A case study, based on injecting faults in the… (more)

Subjects/Keywords: Virtualization; Fault Injection; Reliability

…techniques (which mainly focus on functional testing), fault injection is widely… …x5D;. Fault injection techniques can create failure scenarios for which normal testing… …software-implemented fault injection (SWIFI) framework to automate the process of… …conducting fault injection-based experiments for black box testing and reliability evaluation of… …injection framework and the fault models are a good starting point toward designing and… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Pham, C. (2013). CloudVal: a framework for failure validation of virtualization environment in cloud infrastructure. (Thesis). University of Illinois – Urbana-Champaign. Retrieved from http://hdl.handle.net/2142/45314

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Pham, Cuong. “CloudVal: a framework for failure validation of virtualization environment in cloud infrastructure.” 2013. Thesis, University of Illinois – Urbana-Champaign. Accessed May 10, 2021. http://hdl.handle.net/2142/45314.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Pham, Cuong. “CloudVal: a framework for failure validation of virtualization environment in cloud infrastructure.” 2013. Web. 10 May 2021.

Vancouver:

Pham C. CloudVal: a framework for failure validation of virtualization environment in cloud infrastructure. [Internet] [Thesis]. University of Illinois – Urbana-Champaign; 2013. [cited 2021 May 10]. Available from: http://hdl.handle.net/2142/45314.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Pham C. CloudVal: a framework for failure validation of virtualization environment in cloud infrastructure. [Thesis]. University of Illinois – Urbana-Champaign; 2013. Available from: http://hdl.handle.net/2142/45314

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

26. Tambara, Lucas Antunes. Analyzing the Impact of Radiation-induced Failures in All Programmable System-on-Chip Devices.

Degree: 2017, Brazil

O recente avanço da indústria de semicondutores tem possibilitado a integração de componentes complexos e arquiteturas de sistemas dentro de um único chip de silício.… (more)

Subjects/Keywords: Microeletrônica; Circuitos digitais; Radiação; Processor; Radiation effects; Fault injection

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tambara, L. A. (2017). Analyzing the Impact of Radiation-induced Failures in All Programmable System-on-Chip Devices. (Doctoral Dissertation). Brazil. Retrieved from http://hdl.handle.net/10183/164461

Chicago Manual of Style (16th Edition):

Tambara, Lucas Antunes. “Analyzing the Impact of Radiation-induced Failures in All Programmable System-on-Chip Devices.” 2017. Doctoral Dissertation, Brazil. Accessed May 10, 2021. http://hdl.handle.net/10183/164461.

MLA Handbook (7th Edition):

Tambara, Lucas Antunes. “Analyzing the Impact of Radiation-induced Failures in All Programmable System-on-Chip Devices.” 2017. Web. 10 May 2021.

Vancouver:

Tambara LA. Analyzing the Impact of Radiation-induced Failures in All Programmable System-on-Chip Devices. [Internet] [Doctoral dissertation]. Brazil; 2017. [cited 2021 May 10]. Available from: http://hdl.handle.net/10183/164461.

Council of Science Editors:

Tambara LA. Analyzing the Impact of Radiation-induced Failures in All Programmable System-on-Chip Devices. [Doctoral Dissertation]. Brazil; 2017. Available from: http://hdl.handle.net/10183/164461

27. Tonetto, Rafael Billig. A platform to evaluate the fault sensitivity of superscalar processors.

Degree: 2017, Brazil

 A diminuição agressiva dos transistores, a qual levou a reduções na tensão de operação, vem proporcionando enormes benefícios em termos de poder computacional, mantendo o… (more)

Subjects/Keywords: Tolerancia : Falhas; Processamento paralelo; Fault injection; Register-transfer level; Superscalar processor

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tonetto, R. B. (2017). A platform to evaluate the fault sensitivity of superscalar processors. (Masters Thesis). Brazil. Retrieved from http://hdl.handle.net/10183/169905

Chicago Manual of Style (16th Edition):

Tonetto, Rafael Billig. “A platform to evaluate the fault sensitivity of superscalar processors.” 2017. Masters Thesis, Brazil. Accessed May 10, 2021. http://hdl.handle.net/10183/169905.

MLA Handbook (7th Edition):

Tonetto, Rafael Billig. “A platform to evaluate the fault sensitivity of superscalar processors.” 2017. Web. 10 May 2021.

Vancouver:

Tonetto RB. A platform to evaluate the fault sensitivity of superscalar processors. [Internet] [Masters thesis]. Brazil; 2017. [cited 2021 May 10]. Available from: http://hdl.handle.net/10183/169905.

Council of Science Editors:

Tonetto RB. A platform to evaluate the fault sensitivity of superscalar processors. [Masters Thesis]. Brazil; 2017. Available from: http://hdl.handle.net/10183/169905

28. Park, Jaeyoung, Ph. D. Probabilistic design for emerging memory and nanometer-scale logic.

Degree: PhD, Electrical and Computer Engineering, 2018, University of Texas – Austin

 As semiconductor technology has scaled down, the impact of stochastic behavior in very large scale integrated circuits (VLSI) has become an ever-more important concern. This… (more)

Subjects/Keywords: Memory; Spin-torque-transfer magnetic RAM; Fault injection; Circuit characterization

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Park, Jaeyoung, P. D. (2018). Probabilistic design for emerging memory and nanometer-scale logic. (Doctoral Dissertation). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/65731

Chicago Manual of Style (16th Edition):

Park, Jaeyoung, Ph D. “Probabilistic design for emerging memory and nanometer-scale logic.” 2018. Doctoral Dissertation, University of Texas – Austin. Accessed May 10, 2021. http://hdl.handle.net/2152/65731.

MLA Handbook (7th Edition):

Park, Jaeyoung, Ph D. “Probabilistic design for emerging memory and nanometer-scale logic.” 2018. Web. 10 May 2021.

Vancouver:

Park, Jaeyoung PD. Probabilistic design for emerging memory and nanometer-scale logic. [Internet] [Doctoral dissertation]. University of Texas – Austin; 2018. [cited 2021 May 10]. Available from: http://hdl.handle.net/2152/65731.

Council of Science Editors:

Park, Jaeyoung PD. Probabilistic design for emerging memory and nanometer-scale logic. [Doctoral Dissertation]. University of Texas – Austin; 2018. Available from: http://hdl.handle.net/2152/65731

29. Cardoso, Douglas Maciel. Eficiência e custos das técnicas de tolerância a falhas para proteger processadores superescalares de SEEs.

Degree: 2019, Brazil

Os avanços tecnológicos reduziram as dimensões dos componentes eletrônicos com o objetivo de diminuir o tempo de execução e a energia consumida para realizarem suas… (more)

Subjects/Keywords: Tolerancia : Falhas; Microprocessadores; Single event effect; fault injection; OoO superscalar microprocessors

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Cardoso, D. M. (2019). Eficiência e custos das técnicas de tolerância a falhas para proteger processadores superescalares de SEEs. (Masters Thesis). Brazil. Retrieved from http://hdl.handle.net/10183/201291

Chicago Manual of Style (16th Edition):

Cardoso, Douglas Maciel. “Eficiência e custos das técnicas de tolerância a falhas para proteger processadores superescalares de SEEs.” 2019. Masters Thesis, Brazil. Accessed May 10, 2021. http://hdl.handle.net/10183/201291.

MLA Handbook (7th Edition):

Cardoso, Douglas Maciel. “Eficiência e custos das técnicas de tolerância a falhas para proteger processadores superescalares de SEEs.” 2019. Web. 10 May 2021.

Vancouver:

Cardoso DM. Eficiência e custos das técnicas de tolerância a falhas para proteger processadores superescalares de SEEs. [Internet] [Masters thesis]. Brazil; 2019. [cited 2021 May 10]. Available from: http://hdl.handle.net/10183/201291.

Council of Science Editors:

Cardoso DM. Eficiência e custos das técnicas de tolerância a falhas para proteger processadores superescalares de SEEs. [Masters Thesis]. Brazil; 2019. Available from: http://hdl.handle.net/10183/201291

30. Bodmann, Pablo Rafael. Reliability Assessment of Cores Integration and Operating System on Arm-Based Systems.

Degree: 2020, Brazil

 A confiabilidade se tornou um dos principais problemas em dispositivos de computação empregados em vários domínios. Essa preocupação apenas se aprofunda com o aumento da… (more)

Subjects/Keywords: Informática; Neutron Radiation Experiment; Reliability; ARM processor; Fault Injection

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Bodmann, P. R. (2020). Reliability Assessment of Cores Integration and Operating System on Arm-Based Systems. (Masters Thesis). Brazil. Retrieved from http://hdl.handle.net/10183/211533

Chicago Manual of Style (16th Edition):

Bodmann, Pablo Rafael. “Reliability Assessment of Cores Integration and Operating System on Arm-Based Systems.” 2020. Masters Thesis, Brazil. Accessed May 10, 2021. http://hdl.handle.net/10183/211533.

MLA Handbook (7th Edition):

Bodmann, Pablo Rafael. “Reliability Assessment of Cores Integration and Operating System on Arm-Based Systems.” 2020. Web. 10 May 2021.

Vancouver:

Bodmann PR. Reliability Assessment of Cores Integration and Operating System on Arm-Based Systems. [Internet] [Masters thesis]. Brazil; 2020. [cited 2021 May 10]. Available from: http://hdl.handle.net/10183/211533.

Council of Science Editors:

Bodmann PR. Reliability Assessment of Cores Integration and Operating System on Arm-Based Systems. [Masters Thesis]. Brazil; 2020. Available from: http://hdl.handle.net/10183/211533

[1] [2] [3] [4] [5] [6]

.