Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for subject:(Emulator). Showing records 1 – 30 of 108 total matches.

[1] [2] [3] [4]

Search Limiters

Last 2 Years | English Only

Universities

Levels

Languages

Country

▼ Search Limiters


Colorado School of Mines

1. Heer, Kyle B. Design and control of a lower-limb exoskeleton emulator for accelerated development of gait exoskeletons.

Degree: MS(M.S.), Mechanical Engineering, 2017, Colorado School of Mines

 Robotic exoskeletons for gait assistance carry the potential to dramatically improve the quality of life for individuals with hemiparesis resulting from a stroke. This thesis… (more)

Subjects/Keywords: exoskeleton; Emulator; Gait

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Heer, K. B. (2017). Design and control of a lower-limb exoskeleton emulator for accelerated development of gait exoskeletons. (Masters Thesis). Colorado School of Mines. Retrieved from http://hdl.handle.net/11124/171178

Chicago Manual of Style (16th Edition):

Heer, Kyle B. “Design and control of a lower-limb exoskeleton emulator for accelerated development of gait exoskeletons.” 2017. Masters Thesis, Colorado School of Mines. Accessed February 28, 2021. http://hdl.handle.net/11124/171178.

MLA Handbook (7th Edition):

Heer, Kyle B. “Design and control of a lower-limb exoskeleton emulator for accelerated development of gait exoskeletons.” 2017. Web. 28 Feb 2021.

Vancouver:

Heer KB. Design and control of a lower-limb exoskeleton emulator for accelerated development of gait exoskeletons. [Internet] [Masters thesis]. Colorado School of Mines; 2017. [cited 2021 Feb 28]. Available from: http://hdl.handle.net/11124/171178.

Council of Science Editors:

Heer KB. Design and control of a lower-limb exoskeleton emulator for accelerated development of gait exoskeletons. [Masters Thesis]. Colorado School of Mines; 2017. Available from: http://hdl.handle.net/11124/171178


University of Houston

2. Janakiraman, Shyam. AN ADAPTIVE SENSORLESS CONTROL FOR MAXIMUM POWER POINT TRACKING IN WIND ENERGY CONVERSION SYSTEM.

Degree: MSin Electrical Engineering, Electrical Engineering, 2014, University of Houston

 This thesis presents a novel mechanical sensorless adaptive control algorithm for Maximum Power Point Tracking (MPPT) in Wind Energy Conversion Systems (WECS). The proposed control… (more)

Subjects/Keywords: MPPT; Wind Turbine Emulator

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Janakiraman, S. (2014). AN ADAPTIVE SENSORLESS CONTROL FOR MAXIMUM POWER POINT TRACKING IN WIND ENERGY CONVERSION SYSTEM. (Masters Thesis). University of Houston. Retrieved from http://hdl.handle.net/10657/1398

Chicago Manual of Style (16th Edition):

Janakiraman, Shyam. “AN ADAPTIVE SENSORLESS CONTROL FOR MAXIMUM POWER POINT TRACKING IN WIND ENERGY CONVERSION SYSTEM.” 2014. Masters Thesis, University of Houston. Accessed February 28, 2021. http://hdl.handle.net/10657/1398.

MLA Handbook (7th Edition):

Janakiraman, Shyam. “AN ADAPTIVE SENSORLESS CONTROL FOR MAXIMUM POWER POINT TRACKING IN WIND ENERGY CONVERSION SYSTEM.” 2014. Web. 28 Feb 2021.

Vancouver:

Janakiraman S. AN ADAPTIVE SENSORLESS CONTROL FOR MAXIMUM POWER POINT TRACKING IN WIND ENERGY CONVERSION SYSTEM. [Internet] [Masters thesis]. University of Houston; 2014. [cited 2021 Feb 28]. Available from: http://hdl.handle.net/10657/1398.

Council of Science Editors:

Janakiraman S. AN ADAPTIVE SENSORLESS CONTROL FOR MAXIMUM POWER POINT TRACKING IN WIND ENERGY CONVERSION SYSTEM. [Masters Thesis]. University of Houston; 2014. Available from: http://hdl.handle.net/10657/1398


Colorado School of Mines

3. Lee, Jason Y. Lower-limb exoskeleton emulator to be employed in estimation of hip impedance in normal gait, A.

Degree: MS(M.S.), Mechanical Engineering, 2017, Colorado School of Mines

 Recent progress in robotic control and technology has contributed to an increase in interest and applications of wearable robotics, also known as exoskeletons. Identification of… (more)

Subjects/Keywords: exoskeleton; impedance; hip; emulator

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lee, J. Y. (2017). Lower-limb exoskeleton emulator to be employed in estimation of hip impedance in normal gait, A. (Masters Thesis). Colorado School of Mines. Retrieved from http://hdl.handle.net/11124/171298

Chicago Manual of Style (16th Edition):

Lee, Jason Y. “Lower-limb exoskeleton emulator to be employed in estimation of hip impedance in normal gait, A.” 2017. Masters Thesis, Colorado School of Mines. Accessed February 28, 2021. http://hdl.handle.net/11124/171298.

MLA Handbook (7th Edition):

Lee, Jason Y. “Lower-limb exoskeleton emulator to be employed in estimation of hip impedance in normal gait, A.” 2017. Web. 28 Feb 2021.

Vancouver:

Lee JY. Lower-limb exoskeleton emulator to be employed in estimation of hip impedance in normal gait, A. [Internet] [Masters thesis]. Colorado School of Mines; 2017. [cited 2021 Feb 28]. Available from: http://hdl.handle.net/11124/171298.

Council of Science Editors:

Lee JY. Lower-limb exoskeleton emulator to be employed in estimation of hip impedance in normal gait, A. [Masters Thesis]. Colorado School of Mines; 2017. Available from: http://hdl.handle.net/11124/171298


NSYSU

4. Hung, Chih-Yang. OpenGL ES-based Emulator with Performance Tuning in the 3DApplication Development Platform for Embedded Systems.

Degree: Master, Computer Science and Engineering, 2009, NSYSU

 Developing 3D application for low-performance embedded system often contains some limitations as hardware specifications (e.g. memory and processing efficiency). Existing OpenGL ES emulators are designed… (more)

Subjects/Keywords: Emulator; OpenGL ES; Embedded System; Performance Tuning

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hung, C. (2009). OpenGL ES-based Emulator with Performance Tuning in the 3DApplication Development Platform for Embedded Systems. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0904109-161135

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Hung, Chih-Yang. “OpenGL ES-based Emulator with Performance Tuning in the 3DApplication Development Platform for Embedded Systems.” 2009. Thesis, NSYSU. Accessed February 28, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0904109-161135.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Hung, Chih-Yang. “OpenGL ES-based Emulator with Performance Tuning in the 3DApplication Development Platform for Embedded Systems.” 2009. Web. 28 Feb 2021.

Vancouver:

Hung C. OpenGL ES-based Emulator with Performance Tuning in the 3DApplication Development Platform for Embedded Systems. [Internet] [Thesis]. NSYSU; 2009. [cited 2021 Feb 28]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0904109-161135.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Hung C. OpenGL ES-based Emulator with Performance Tuning in the 3DApplication Development Platform for Embedded Systems. [Thesis]. NSYSU; 2009. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0904109-161135

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

5. Movagharian Pour, Veronika. Web-based data base assembly language editor.

Degree: MS, Computer Science, 2013, California State University – Northridge

 Assembly programming language is taught to the students with computer science major in COMP 122 Computer Architecture course. Since assembly programming languages are considered low… (more)

Subjects/Keywords: Assembly Emulator; Dissertations, Academic  – CSUN  – Computer Science.

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Movagharian Pour, V. (2013). Web-based data base assembly language editor. (Masters Thesis). California State University – Northridge. Retrieved from http://hdl.handle.net/10211.2/3510

Chicago Manual of Style (16th Edition):

Movagharian Pour, Veronika. “Web-based data base assembly language editor.” 2013. Masters Thesis, California State University – Northridge. Accessed February 28, 2021. http://hdl.handle.net/10211.2/3510.

MLA Handbook (7th Edition):

Movagharian Pour, Veronika. “Web-based data base assembly language editor.” 2013. Web. 28 Feb 2021.

Vancouver:

Movagharian Pour V. Web-based data base assembly language editor. [Internet] [Masters thesis]. California State University – Northridge; 2013. [cited 2021 Feb 28]. Available from: http://hdl.handle.net/10211.2/3510.

Council of Science Editors:

Movagharian Pour V. Web-based data base assembly language editor. [Masters Thesis]. California State University – Northridge; 2013. Available from: http://hdl.handle.net/10211.2/3510


KTH

6. Muthu, Arun. Emulating Trust zone feature in Android emulator by extending QEMU.

Degree: Information and Communication Technology (ICT), 2013, KTH

  The arrival of smart phones has created the new era in communication between users and internet. Smart phone users are able to run their… (more)

Subjects/Keywords: Trust zone; Emulator; Android; Virtualization; and Security

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Muthu, A. (2013). Emulating Trust zone feature in Android emulator by extending QEMU. (Thesis). KTH. Retrieved from http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-128518

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Muthu, Arun. “Emulating Trust zone feature in Android emulator by extending QEMU.” 2013. Thesis, KTH. Accessed February 28, 2021. http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-128518.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Muthu, Arun. “Emulating Trust zone feature in Android emulator by extending QEMU.” 2013. Web. 28 Feb 2021.

Vancouver:

Muthu A. Emulating Trust zone feature in Android emulator by extending QEMU. [Internet] [Thesis]. KTH; 2013. [cited 2021 Feb 28]. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-128518.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Muthu A. Emulating Trust zone feature in Android emulator by extending QEMU. [Thesis]. KTH; 2013. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-128518

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

7. Pettersson, Markus. Dynamically Recompiling Emulator - Dynamic recompilation of MOS 6502 machine code through LLVM IR using a JIT compiler .

Degree: Chalmers tekniska högskola / Institutionen för data och informationsteknik, 2020, Chalmers University of Technology

 This report examines the possibility to implement dynamic recompilation of machine code for the central processing unit MOS 6502. Using libraries for compilation and optimizations,… (more)

Subjects/Keywords: emulation; dynamically recompiling emulator; interpreting emulator; dynamic recompilation; JIT; LLVM; MOS 6502

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Pettersson, M. (2020). Dynamically Recompiling Emulator - Dynamic recompilation of MOS 6502 machine code through LLVM IR using a JIT compiler . (Thesis). Chalmers University of Technology. Retrieved from http://hdl.handle.net/20.500.12380/301970

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Pettersson, Markus. “Dynamically Recompiling Emulator - Dynamic recompilation of MOS 6502 machine code through LLVM IR using a JIT compiler .” 2020. Thesis, Chalmers University of Technology. Accessed February 28, 2021. http://hdl.handle.net/20.500.12380/301970.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Pettersson, Markus. “Dynamically Recompiling Emulator - Dynamic recompilation of MOS 6502 machine code through LLVM IR using a JIT compiler .” 2020. Web. 28 Feb 2021.

Vancouver:

Pettersson M. Dynamically Recompiling Emulator - Dynamic recompilation of MOS 6502 machine code through LLVM IR using a JIT compiler . [Internet] [Thesis]. Chalmers University of Technology; 2020. [cited 2021 Feb 28]. Available from: http://hdl.handle.net/20.500.12380/301970.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Pettersson M. Dynamically Recompiling Emulator - Dynamic recompilation of MOS 6502 machine code through LLVM IR using a JIT compiler . [Thesis]. Chalmers University of Technology; 2020. Available from: http://hdl.handle.net/20.500.12380/301970

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

8. Thota, Himabindu. Design Enhancements And A Validation Framework For ARM Emulator.

Degree: Computer Engineering, 2013, University of California – Santa Cruz

 Processor emulators allow micro-architecture researchers to evaluate research ideas quickly and at no extra cost. Micro-architecture Santa Cruz (MASC) Laboratory is developing an ARM processor… (more)

Subjects/Keywords: Computer engineering; ARM Emulator; Emulator Validation Framework

…MASC ARM Emulator - Santa Cruz Micro Operation (scuop) Class Members. Register… …Abstract DESIGN ENHANCEMENTS AND A VALIDATION FRAMEWORK FOR ARM EMULATOR by Himabindu Thota… …ARM processor emulator to execute ARM binaries. To ensure correctness of the emulator, it is… …implement a validation infrastructure for the emulator ISA and the second, to improve the emulator… …the ARM emulator. viii Acknowledgments Most importantly, I would like to thank my advisor… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Thota, H. (2013). Design Enhancements And A Validation Framework For ARM Emulator. (Thesis). University of California – Santa Cruz. Retrieved from http://www.escholarship.org/uc/item/1p85d705

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Thota, Himabindu. “Design Enhancements And A Validation Framework For ARM Emulator.” 2013. Thesis, University of California – Santa Cruz. Accessed February 28, 2021. http://www.escholarship.org/uc/item/1p85d705.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Thota, Himabindu. “Design Enhancements And A Validation Framework For ARM Emulator.” 2013. Web. 28 Feb 2021.

Vancouver:

Thota H. Design Enhancements And A Validation Framework For ARM Emulator. [Internet] [Thesis]. University of California – Santa Cruz; 2013. [cited 2021 Feb 28]. Available from: http://www.escholarship.org/uc/item/1p85d705.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Thota H. Design Enhancements And A Validation Framework For ARM Emulator. [Thesis]. University of California – Santa Cruz; 2013. Available from: http://www.escholarship.org/uc/item/1p85d705

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

9. Tsai, Feng-wen. An Emulator for OpenGL ES 2.0 based on C-language Compiler.

Degree: Master, Computer Science and Engineering, 2008, NSYSU

 OpenGL ES 2.0 is the newest 3D graphics technology for hand-held devices established by Khronos. Users need a shading language compiler and a graphics card… (more)

Subjects/Keywords: Programmable Pipeline; Embedded System; Emulator; OpenGL ES 2.0

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tsai, F. (2008). An Emulator for OpenGL ES 2.0 based on C-language Compiler. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0729108-152706

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Tsai, Feng-wen. “An Emulator for OpenGL ES 2.0 based on C-language Compiler.” 2008. Thesis, NSYSU. Accessed February 28, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0729108-152706.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Tsai, Feng-wen. “An Emulator for OpenGL ES 2.0 based on C-language Compiler.” 2008. Web. 28 Feb 2021.

Vancouver:

Tsai F. An Emulator for OpenGL ES 2.0 based on C-language Compiler. [Internet] [Thesis]. NSYSU; 2008. [cited 2021 Feb 28]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0729108-152706.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Tsai F. An Emulator for OpenGL ES 2.0 based on C-language Compiler. [Thesis]. NSYSU; 2008. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0729108-152706

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

10. Hsu, Wen-yen. Battery Emulator Circuit for The Application of Energy Measurement.

Degree: Master, Electrical Engineering, 2015, NSYSU

 In recent years, electronic products became portable and have lowered power consumption because of the limited energy resource availability. The measurement of energy consumption of… (more)

Subjects/Keywords: capacitor changing; simulating battery lifetime; dynamic emulator; current measurement; energy consumption

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hsu, W. (2015). Battery Emulator Circuit for The Application of Energy Measurement. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0913115-130616

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Hsu, Wen-yen. “Battery Emulator Circuit for The Application of Energy Measurement.” 2015. Thesis, NSYSU. Accessed February 28, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0913115-130616.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Hsu, Wen-yen. “Battery Emulator Circuit for The Application of Energy Measurement.” 2015. Web. 28 Feb 2021.

Vancouver:

Hsu W. Battery Emulator Circuit for The Application of Energy Measurement. [Internet] [Thesis]. NSYSU; 2015. [cited 2021 Feb 28]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0913115-130616.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Hsu W. Battery Emulator Circuit for The Application of Energy Measurement. [Thesis]. NSYSU; 2015. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0913115-130616

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

11. Lin, Chun-Shou. Design and verification of an ARM10-like Processor and its System Integration.

Degree: Master, Computer Science and Engineering, 2012, NSYSU

 With the advanced of the technique, we can design more IP in the same area space chip. The embedded system has more powerful about its… (more)

Subjects/Keywords: Integration; Embedded in circuit emulator (EICE); Microprocessor; Verification; Cache/MMU; Coprocessor

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lin, C. (2012). Design and verification of an ARM10-like Processor and its System Integration. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0207112-161403

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Lin, Chun-Shou. “Design and verification of an ARM10-like Processor and its System Integration.” 2012. Thesis, NSYSU. Accessed February 28, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0207112-161403.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Lin, Chun-Shou. “Design and verification of an ARM10-like Processor and its System Integration.” 2012. Web. 28 Feb 2021.

Vancouver:

Lin C. Design and verification of an ARM10-like Processor and its System Integration. [Internet] [Thesis]. NSYSU; 2012. [cited 2021 Feb 28]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0207112-161403.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Lin C. Design and verification of an ARM10-like Processor and its System Integration. [Thesis]. NSYSU; 2012. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0207112-161403

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

12. Nelson, Charles Lloyd. EXPERIMENTS IN OPTIMIZATION OF FREE SPACE OPTICAL COMMUNICATION LINKS FOR APPLICATIONS IN A MARITIME ENVIRONMENT.

Degree: 2013, Johns Hopkins University

 The United States Navy relies heavily on radio frequency communication networks and this reliance generates two major operational limitations: bandwidth, and lack of contingency capability… (more)

Subjects/Keywords: Free space optics; partial spatial coherence; hot air turbulence emulator

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Nelson, C. L. (2013). EXPERIMENTS IN OPTIMIZATION OF FREE SPACE OPTICAL COMMUNICATION LINKS FOR APPLICATIONS IN A MARITIME ENVIRONMENT. (Thesis). Johns Hopkins University. Retrieved from http://jhir.library.jhu.edu/handle/1774.2/37025

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Nelson, Charles Lloyd. “EXPERIMENTS IN OPTIMIZATION OF FREE SPACE OPTICAL COMMUNICATION LINKS FOR APPLICATIONS IN A MARITIME ENVIRONMENT.” 2013. Thesis, Johns Hopkins University. Accessed February 28, 2021. http://jhir.library.jhu.edu/handle/1774.2/37025.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Nelson, Charles Lloyd. “EXPERIMENTS IN OPTIMIZATION OF FREE SPACE OPTICAL COMMUNICATION LINKS FOR APPLICATIONS IN A MARITIME ENVIRONMENT.” 2013. Web. 28 Feb 2021.

Vancouver:

Nelson CL. EXPERIMENTS IN OPTIMIZATION OF FREE SPACE OPTICAL COMMUNICATION LINKS FOR APPLICATIONS IN A MARITIME ENVIRONMENT. [Internet] [Thesis]. Johns Hopkins University; 2013. [cited 2021 Feb 28]. Available from: http://jhir.library.jhu.edu/handle/1774.2/37025.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Nelson CL. EXPERIMENTS IN OPTIMIZATION OF FREE SPACE OPTICAL COMMUNICATION LINKS FOR APPLICATIONS IN A MARITIME ENVIRONMENT. [Thesis]. Johns Hopkins University; 2013. Available from: http://jhir.library.jhu.edu/handle/1774.2/37025

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Toronto

13. Luces, Mario. An Emulator-based Prediction of Dynamic Stiffness for Redundant Parallel Mechanisms.

Degree: 2015, University of Toronto

For Parallel Kinematic Mechanisms (PKMs) with kinematic redundancy, mechanism configurations with higher stiffness can be chosen during motion-trajectory planning. However, substantial computational resources would be… (more)

Subjects/Keywords: Dynamic Stiffness; Emulator; MLS; Parallel Kinematic Mechanism; Redundancy; 0548

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Luces, M. (2015). An Emulator-based Prediction of Dynamic Stiffness for Redundant Parallel Mechanisms. (Masters Thesis). University of Toronto. Retrieved from http://hdl.handle.net/1807/70477

Chicago Manual of Style (16th Edition):

Luces, Mario. “An Emulator-based Prediction of Dynamic Stiffness for Redundant Parallel Mechanisms.” 2015. Masters Thesis, University of Toronto. Accessed February 28, 2021. http://hdl.handle.net/1807/70477.

MLA Handbook (7th Edition):

Luces, Mario. “An Emulator-based Prediction of Dynamic Stiffness for Redundant Parallel Mechanisms.” 2015. Web. 28 Feb 2021.

Vancouver:

Luces M. An Emulator-based Prediction of Dynamic Stiffness for Redundant Parallel Mechanisms. [Internet] [Masters thesis]. University of Toronto; 2015. [cited 2021 Feb 28]. Available from: http://hdl.handle.net/1807/70477.

Council of Science Editors:

Luces M. An Emulator-based Prediction of Dynamic Stiffness for Redundant Parallel Mechanisms. [Masters Thesis]. University of Toronto; 2015. Available from: http://hdl.handle.net/1807/70477

14. UMESH, AKELLA. Performance analysis of transmission protocols for H.265 encoder.

Degree: 2015, , Department of Communication Systems

  In recent years there has been a predominant increase in multimedia services such as live streaming, Video on Demand (VoD), video conferencing, videos for… (more)

Subjects/Keywords: H.265; HTTP; Network Emulator; RTSP; VoD; WebRTC

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

UMESH, A. (2015). Performance analysis of transmission protocols for H.265 encoder. (Thesis). , Department of Communication Systems. Retrieved from http://urn.kb.se/resolve?urn=urn:nbn:se:bth-10873

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

UMESH, AKELLA. “Performance analysis of transmission protocols for H.265 encoder.” 2015. Thesis, , Department of Communication Systems. Accessed February 28, 2021. http://urn.kb.se/resolve?urn=urn:nbn:se:bth-10873.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

UMESH, AKELLA. “Performance analysis of transmission protocols for H.265 encoder.” 2015. Web. 28 Feb 2021.

Vancouver:

UMESH A. Performance analysis of transmission protocols for H.265 encoder. [Internet] [Thesis]. , Department of Communication Systems; 2015. [cited 2021 Feb 28]. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:bth-10873.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

UMESH A. Performance analysis of transmission protocols for H.265 encoder. [Thesis]. , Department of Communication Systems; 2015. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:bth-10873

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

15. Nordén, Emil. Generella nätverksarkitekturer för spelemulatorer.

Degree: Business and IT, 2011, University of Borås

Många gamla spel som spelades på gamla konsoler och datorer kördes på samma maskin med två eller flera spelare anslutna med egna individuella kontroller.… (more)

Subjects/Keywords: emulator; programstruktur; kaillera; nätverk; spel; Engineering and Technology; Teknik och teknologier

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Nordén, E. (2011). Generella nätverksarkitekturer för spelemulatorer. (Thesis). University of Borås. Retrieved from http://urn.kb.se/resolve?urn=urn:nbn:se:hb:diva-20390

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Nordén, Emil. “Generella nätverksarkitekturer för spelemulatorer.” 2011. Thesis, University of Borås. Accessed February 28, 2021. http://urn.kb.se/resolve?urn=urn:nbn:se:hb:diva-20390.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Nordén, Emil. “Generella nätverksarkitekturer för spelemulatorer.” 2011. Web. 28 Feb 2021.

Vancouver:

Nordén E. Generella nätverksarkitekturer för spelemulatorer. [Internet] [Thesis]. University of Borås; 2011. [cited 2021 Feb 28]. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:hb:diva-20390.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Nordén E. Generella nätverksarkitekturer för spelemulatorer. [Thesis]. University of Borås; 2011. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:hb:diva-20390

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Washington

16. Smith, Douglas George. FPGA Development of an Emulator of the RD53A Prototype Chip and its Integration with Various Readout Systems.

Degree: 2019, University of Washington

 In 2024 the Large Hadron Collider will be shut down for a major upgrade of the particle detectors and collider systems that will increase the… (more)

Subjects/Keywords: Emulator; FELIX; FPGA; RCE; RD53A; YARR; Electrical engineering; Electrical engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Smith, D. G. (2019). FPGA Development of an Emulator of the RD53A Prototype Chip and its Integration with Various Readout Systems. (Thesis). University of Washington. Retrieved from http://hdl.handle.net/1773/43992

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Smith, Douglas George. “FPGA Development of an Emulator of the RD53A Prototype Chip and its Integration with Various Readout Systems.” 2019. Thesis, University of Washington. Accessed February 28, 2021. http://hdl.handle.net/1773/43992.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Smith, Douglas George. “FPGA Development of an Emulator of the RD53A Prototype Chip and its Integration with Various Readout Systems.” 2019. Web. 28 Feb 2021.

Vancouver:

Smith DG. FPGA Development of an Emulator of the RD53A Prototype Chip and its Integration with Various Readout Systems. [Internet] [Thesis]. University of Washington; 2019. [cited 2021 Feb 28]. Available from: http://hdl.handle.net/1773/43992.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Smith DG. FPGA Development of an Emulator of the RD53A Prototype Chip and its Integration with Various Readout Systems. [Thesis]. University of Washington; 2019. Available from: http://hdl.handle.net/1773/43992

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Brno University of Technology

17. Hanačík, Radim. Bezpečnost RFID: RFID Security.

Degree: 2018, Brno University of Technology

 The thesis describes the theory of radio frequency identification and is focused on the security of communication. Smart cards are divided by type of chip… (more)

Subjects/Keywords: RFID; emulátor; bezpečnost; transpondér; čárový kód; RFID; emulator; security; transponder; barcode

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hanačík, R. (2018). Bezpečnost RFID: RFID Security. (Thesis). Brno University of Technology. Retrieved from http://hdl.handle.net/11012/4576

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Hanačík, Radim. “Bezpečnost RFID: RFID Security.” 2018. Thesis, Brno University of Technology. Accessed February 28, 2021. http://hdl.handle.net/11012/4576.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Hanačík, Radim. “Bezpečnost RFID: RFID Security.” 2018. Web. 28 Feb 2021.

Vancouver:

Hanačík R. Bezpečnost RFID: RFID Security. [Internet] [Thesis]. Brno University of Technology; 2018. [cited 2021 Feb 28]. Available from: http://hdl.handle.net/11012/4576.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Hanačík R. Bezpečnost RFID: RFID Security. [Thesis]. Brno University of Technology; 2018. Available from: http://hdl.handle.net/11012/4576

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Maryland

18. Taylor, Keith Richard. Using Commercial Ray Tracing Software to Drive an Attenuator-Based Mobile WIreless Testbed.

Degree: Electrical Engineering, 2012, University of Maryland

 We propose and build a prototype architecture for a laboratory-based mobile wireless testbed that uses highly detailed, site-specific channel models to dynamically configure a many-to-many… (more)

Subjects/Keywords: Computer engineering; Electrical engineering; Channel Emulator; DTN; Ray Tracing; Wireless Testbed

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Taylor, K. R. (2012). Using Commercial Ray Tracing Software to Drive an Attenuator-Based Mobile WIreless Testbed. (Thesis). University of Maryland. Retrieved from http://hdl.handle.net/1903/13556

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Taylor, Keith Richard. “Using Commercial Ray Tracing Software to Drive an Attenuator-Based Mobile WIreless Testbed.” 2012. Thesis, University of Maryland. Accessed February 28, 2021. http://hdl.handle.net/1903/13556.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Taylor, Keith Richard. “Using Commercial Ray Tracing Software to Drive an Attenuator-Based Mobile WIreless Testbed.” 2012. Web. 28 Feb 2021.

Vancouver:

Taylor KR. Using Commercial Ray Tracing Software to Drive an Attenuator-Based Mobile WIreless Testbed. [Internet] [Thesis]. University of Maryland; 2012. [cited 2021 Feb 28]. Available from: http://hdl.handle.net/1903/13556.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Taylor KR. Using Commercial Ray Tracing Software to Drive an Attenuator-Based Mobile WIreless Testbed. [Thesis]. University of Maryland; 2012. Available from: http://hdl.handle.net/1903/13556

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


The Ohio State University

19. Zhou, Qi. Optical lattice emulator: How to construct it and what can it do.

Degree: PhD, Physics, 2009, The Ohio State University

  Recently, many laboratories around the world are using cold atoms in optical lattices to emulate theoretical models for strongly correlated systems in condensed matter… (more)

Subjects/Keywords: Physics; optical lattice emulator

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zhou, Q. (2009). Optical lattice emulator: How to construct it and what can it do. (Doctoral Dissertation). The Ohio State University. Retrieved from http://rave.ohiolink.edu/etdc/view?acc_num=osu1250541844

Chicago Manual of Style (16th Edition):

Zhou, Qi. “Optical lattice emulator: How to construct it and what can it do.” 2009. Doctoral Dissertation, The Ohio State University. Accessed February 28, 2021. http://rave.ohiolink.edu/etdc/view?acc_num=osu1250541844.

MLA Handbook (7th Edition):

Zhou, Qi. “Optical lattice emulator: How to construct it and what can it do.” 2009. Web. 28 Feb 2021.

Vancouver:

Zhou Q. Optical lattice emulator: How to construct it and what can it do. [Internet] [Doctoral dissertation]. The Ohio State University; 2009. [cited 2021 Feb 28]. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=osu1250541844.

Council of Science Editors:

Zhou Q. Optical lattice emulator: How to construct it and what can it do. [Doctoral Dissertation]. The Ohio State University; 2009. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=osu1250541844


Ohio University

20. Kunnamareddi, Sadhishkumar. Programmable logic controller emulator enhancements to facilitate a distributed manufacturing simulation environment.

Degree: MS, Industrial and Manufacturing Systems Engineering (Engineering), 2001, Ohio University

Programmable logic controller emulator enhancements to facilitate a distributed manufacturing simulation environment Advisors/Committee Members: Lipset, Robert (Advisor).

Subjects/Keywords: Engineering, Industrial; Programmable Emulator; Logic Controller Emulator; Distributed Manufacturing; Simulation Environment

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kunnamareddi, S. (2001). Programmable logic controller emulator enhancements to facilitate a distributed manufacturing simulation environment. (Masters Thesis). Ohio University. Retrieved from http://rave.ohiolink.edu/etdc/view?acc_num=ohiou1173980723

Chicago Manual of Style (16th Edition):

Kunnamareddi, Sadhishkumar. “Programmable logic controller emulator enhancements to facilitate a distributed manufacturing simulation environment.” 2001. Masters Thesis, Ohio University. Accessed February 28, 2021. http://rave.ohiolink.edu/etdc/view?acc_num=ohiou1173980723.

MLA Handbook (7th Edition):

Kunnamareddi, Sadhishkumar. “Programmable logic controller emulator enhancements to facilitate a distributed manufacturing simulation environment.” 2001. Web. 28 Feb 2021.

Vancouver:

Kunnamareddi S. Programmable logic controller emulator enhancements to facilitate a distributed manufacturing simulation environment. [Internet] [Masters thesis]. Ohio University; 2001. [cited 2021 Feb 28]. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=ohiou1173980723.

Council of Science Editors:

Kunnamareddi S. Programmable logic controller emulator enhancements to facilitate a distributed manufacturing simulation environment. [Masters Thesis]. Ohio University; 2001. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=ohiou1173980723


NSYSU

21. Huang, Shih-tung. Hardware/software co-verification for processor-OpenOCD integration.

Degree: Master, Computer Science and Engineering, 2013, NSYSU

 We usually use RVDS [18] (RealView Development Suite) and MUlTI-ICE (protocol converter) as ARM program debug environment by controlling ICE module for controlling CPU. But… (more)

Subjects/Keywords: OpenOCD (Open On-Chip Debugger); GNU Debugger; Co-verification; EICE (Embedded In-Circuit Emulator); JTAG

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Huang, S. (2013). Hardware/software co-verification for processor-OpenOCD integration. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0715113-211836

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Huang, Shih-tung. “Hardware/software co-verification for processor-OpenOCD integration.” 2013. Thesis, NSYSU. Accessed February 28, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0715113-211836.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Huang, Shih-tung. “Hardware/software co-verification for processor-OpenOCD integration.” 2013. Web. 28 Feb 2021.

Vancouver:

Huang S. Hardware/software co-verification for processor-OpenOCD integration. [Internet] [Thesis]. NSYSU; 2013. [cited 2021 Feb 28]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0715113-211836.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Huang S. Hardware/software co-verification for processor-OpenOCD integration. [Thesis]. NSYSU; 2013. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0715113-211836

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

22. Chen, Po-chou. Parameterized Hardware/Software modules for Embedded ICE.

Degree: Master, Computer Science and Engineering, 2005, NSYSU

 The in-circuit emulator (ICE) is commonly adopted as a microprocessor debugging technique which features many advantages, such as low demand for hardware and repeatable use… (more)

Subjects/Keywords: In-Circuit Emulator; Microprocessor; Parameterized; Debug

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chen, P. (2005). Parameterized Hardware/Software modules for Embedded ICE. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0712105-114115

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Chen, Po-chou. “Parameterized Hardware/Software modules for Embedded ICE.” 2005. Thesis, NSYSU. Accessed February 28, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0712105-114115.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Chen, Po-chou. “Parameterized Hardware/Software modules for Embedded ICE.” 2005. Web. 28 Feb 2021.

Vancouver:

Chen P. Parameterized Hardware/Software modules for Embedded ICE. [Internet] [Thesis]. NSYSU; 2005. [cited 2021 Feb 28]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0712105-114115.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chen P. Parameterized Hardware/Software modules for Embedded ICE. [Thesis]. NSYSU; 2005. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0712105-114115

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

23. Wu, Yen-cheng. A Neuron Emulator and Headstage Circuit for Patch Clamp Setups.

Degree: Master, Electrical Engineering, 2012, NSYSU

 This thesis presents a neuron emulator and headstage circuit for patch clamp setups and provides simulation, measurement and verification results. The circuit implemented on a… (more)

Subjects/Keywords: patch clamp; neuron emulator; headstage; single electrode; action potential; current clamp; voltage clamp

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wu, Y. (2012). A Neuron Emulator and Headstage Circuit for Patch Clamp Setups. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0815112-163439

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Wu, Yen-cheng. “A Neuron Emulator and Headstage Circuit for Patch Clamp Setups.” 2012. Thesis, NSYSU. Accessed February 28, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0815112-163439.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Wu, Yen-cheng. “A Neuron Emulator and Headstage Circuit for Patch Clamp Setups.” 2012. Web. 28 Feb 2021.

Vancouver:

Wu Y. A Neuron Emulator and Headstage Circuit for Patch Clamp Setups. [Internet] [Thesis]. NSYSU; 2012. [cited 2021 Feb 28]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0815112-163439.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Wu Y. A Neuron Emulator and Headstage Circuit for Patch Clamp Setups. [Thesis]. NSYSU; 2012. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0815112-163439

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

24. Lin, Tsung-Chen. Design and Verification of ARM10 ICE Co-Processor.

Degree: Master, Computer Science and Engineering, 2011, NSYSU

 Embedded in circuit emulator (EICE) is the most common and widely used debugging techniques for microprocessors. Because the ICE is capable to provide diverse debugging… (more)

Subjects/Keywords: Coprocessor; Embedded in circuit emulator (EICE); Real-time system debug; Microprocessor; Static Debug

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lin, T. (2011). Design and Verification of ARM10 ICE Co-Processor. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0811111-035510

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Lin, Tsung-Chen. “Design and Verification of ARM10 ICE Co-Processor.” 2011. Thesis, NSYSU. Accessed February 28, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0811111-035510.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Lin, Tsung-Chen. “Design and Verification of ARM10 ICE Co-Processor.” 2011. Web. 28 Feb 2021.

Vancouver:

Lin T. Design and Verification of ARM10 ICE Co-Processor. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Feb 28]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0811111-035510.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Lin T. Design and Verification of ARM10 ICE Co-Processor. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0811111-035510

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

25. Tekobon, Jerry. Système multi physique de simulation pour l'étude de la production de l'énergie basée sur le couplage éolien offshore-hydrolien : Multi-physical system of simulation for the study of energy production based on offshore wind and tidal power hybrid system.

Degree: Docteur es, Génie électrique, 2016, Le Havre

Les travaux de thèse concernent le développement d’une plateforme d’émulation temps réel destinée aux études théoriques et expérimentales des systèmes hybrides éolien- hydrolien. Diverses architectures… (more)

Subjects/Keywords: Emulateur; Wind turbine; Tidal turbine; Hybrid system; Real time simulation; Emulator; Modelling; Offshore

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tekobon, J. (2016). Système multi physique de simulation pour l'étude de la production de l'énergie basée sur le couplage éolien offshore-hydrolien : Multi-physical system of simulation for the study of energy production based on offshore wind and tidal power hybrid system. (Doctoral Dissertation). Le Havre. Retrieved from http://www.theses.fr/2016LEHA0031

Chicago Manual of Style (16th Edition):

Tekobon, Jerry. “Système multi physique de simulation pour l'étude de la production de l'énergie basée sur le couplage éolien offshore-hydrolien : Multi-physical system of simulation for the study of energy production based on offshore wind and tidal power hybrid system.” 2016. Doctoral Dissertation, Le Havre. Accessed February 28, 2021. http://www.theses.fr/2016LEHA0031.

MLA Handbook (7th Edition):

Tekobon, Jerry. “Système multi physique de simulation pour l'étude de la production de l'énergie basée sur le couplage éolien offshore-hydrolien : Multi-physical system of simulation for the study of energy production based on offshore wind and tidal power hybrid system.” 2016. Web. 28 Feb 2021.

Vancouver:

Tekobon J. Système multi physique de simulation pour l'étude de la production de l'énergie basée sur le couplage éolien offshore-hydrolien : Multi-physical system of simulation for the study of energy production based on offshore wind and tidal power hybrid system. [Internet] [Doctoral dissertation]. Le Havre; 2016. [cited 2021 Feb 28]. Available from: http://www.theses.fr/2016LEHA0031.

Council of Science Editors:

Tekobon J. Système multi physique de simulation pour l'étude de la production de l'énergie basée sur le couplage éolien offshore-hydrolien : Multi-physical system of simulation for the study of energy production based on offshore wind and tidal power hybrid system. [Doctoral Dissertation]. Le Havre; 2016. Available from: http://www.theses.fr/2016LEHA0031


Rochester Institute of Technology

26. Warner, Scott. Linux OS emulator and an application binary loader for a high performance microarchitecture simulator.

Degree: Computer Engineering, 2005, Rochester Institute of Technology

 Simulation is a critical step in the development of state of the art microprocessors. Accurate simulation allows designers to confidently investigate various designs, while fast… (more)

Subjects/Keywords: Binary loader; Emulator; Linux; Microarchitecture; Simulation

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Warner, S. (2005). Linux OS emulator and an application binary loader for a high performance microarchitecture simulator. (Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/5503

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Warner, Scott. “Linux OS emulator and an application binary loader for a high performance microarchitecture simulator.” 2005. Thesis, Rochester Institute of Technology. Accessed February 28, 2021. https://scholarworks.rit.edu/theses/5503.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Warner, Scott. “Linux OS emulator and an application binary loader for a high performance microarchitecture simulator.” 2005. Web. 28 Feb 2021.

Vancouver:

Warner S. Linux OS emulator and an application binary loader for a high performance microarchitecture simulator. [Internet] [Thesis]. Rochester Institute of Technology; 2005. [cited 2021 Feb 28]. Available from: https://scholarworks.rit.edu/theses/5503.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Warner S. Linux OS emulator and an application binary loader for a high performance microarchitecture simulator. [Thesis]. Rochester Institute of Technology; 2005. Available from: https://scholarworks.rit.edu/theses/5503

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

27. Πρίσκας, Θεόδωρος. Σχεδίαση ενός 8-bit μικροεπεξεργαστή (του μP 8085) σε VHDL και υλοποίηση σε FPGAs.

Degree: 2012, University of Patras

 Ο σκοπός της παρούσας Διπλωματικής Εργασίας είναι η μελέτη και η υλοποίηση ενός 8085 προσομοιωτή σε FPGAs με τη χρήση VHDL. H υλοποίηση έγινε με… (more)

Subjects/Keywords: Προσομοιωτής 8085; Μικροεπεξεργαστές; 004.16; 8085 emulator; Microprocessors; VHDL (VHSIC hardware description language); Quartus

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Πρίσκας, . (2012). Σχεδίαση ενός 8-bit μικροεπεξεργαστή (του μP 8085) σε VHDL και υλοποίηση σε FPGAs. (Masters Thesis). University of Patras. Retrieved from http://hdl.handle.net/10889/5575

Chicago Manual of Style (16th Edition):

Πρίσκας, Θεόδωρος. “Σχεδίαση ενός 8-bit μικροεπεξεργαστή (του μP 8085) σε VHDL και υλοποίηση σε FPGAs.” 2012. Masters Thesis, University of Patras. Accessed February 28, 2021. http://hdl.handle.net/10889/5575.

MLA Handbook (7th Edition):

Πρίσκας, Θεόδωρος. “Σχεδίαση ενός 8-bit μικροεπεξεργαστή (του μP 8085) σε VHDL και υλοποίηση σε FPGAs.” 2012. Web. 28 Feb 2021.

Vancouver:

Πρίσκας . Σχεδίαση ενός 8-bit μικροεπεξεργαστή (του μP 8085) σε VHDL και υλοποίηση σε FPGAs. [Internet] [Masters thesis]. University of Patras; 2012. [cited 2021 Feb 28]. Available from: http://hdl.handle.net/10889/5575.

Council of Science Editors:

Πρίσκας . Σχεδίαση ενός 8-bit μικροεπεξεργαστή (του μP 8085) σε VHDL και υλοποίηση σε FPGAs. [Masters Thesis]. University of Patras; 2012. Available from: http://hdl.handle.net/10889/5575


University of Saskatchewan

28. Fontaine, Andy. Digital implementation of an upstream DOCSIS QAM modulator and channel emulator.

Degree: 2014, University of Saskatchewan

 The concept of cable television, originally called community antenna television (CATV), began in the 1940's. The information and services provided by cable operators have changed… (more)

Subjects/Keywords: DOCSIS; QAM; CATV; channel emulator; hardware; implementation; FPGA; DSP; micro-reflections; AWGN

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Fontaine, A. (2014). Digital implementation of an upstream DOCSIS QAM modulator and channel emulator. (Thesis). University of Saskatchewan. Retrieved from http://hdl.handle.net/10388/ETD-2015-06-1783

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Fontaine, Andy. “Digital implementation of an upstream DOCSIS QAM modulator and channel emulator.” 2014. Thesis, University of Saskatchewan. Accessed February 28, 2021. http://hdl.handle.net/10388/ETD-2015-06-1783.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Fontaine, Andy. “Digital implementation of an upstream DOCSIS QAM modulator and channel emulator.” 2014. Web. 28 Feb 2021.

Vancouver:

Fontaine A. Digital implementation of an upstream DOCSIS QAM modulator and channel emulator. [Internet] [Thesis]. University of Saskatchewan; 2014. [cited 2021 Feb 28]. Available from: http://hdl.handle.net/10388/ETD-2015-06-1783.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Fontaine A. Digital implementation of an upstream DOCSIS QAM modulator and channel emulator. [Thesis]. University of Saskatchewan; 2014. Available from: http://hdl.handle.net/10388/ETD-2015-06-1783

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Brno University of Technology

29. Vilímek, Hynek. Emulátor herní konzole GameBoy Advance pro mobilní platformy: GameBoy Advance Emulator for Mobile Platforms.

Degree: 2020, Brno University of Technology

 The GameBoy Advance console was released by Nintendo in 2001 and it has experienced phenomenal success during its existence. It used to control the majority… (more)

Subjects/Keywords: Herní konzole; GameBoy Advance; emulátor; procesor ARM7TDMI; Gaming console; GameBoy Advance; emulator; processor ARM7TDMI

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Vilímek, H. (2020). Emulátor herní konzole GameBoy Advance pro mobilní platformy: GameBoy Advance Emulator for Mobile Platforms. (Thesis). Brno University of Technology. Retrieved from http://hdl.handle.net/11012/189714

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Vilímek, Hynek. “Emulátor herní konzole GameBoy Advance pro mobilní platformy: GameBoy Advance Emulator for Mobile Platforms.” 2020. Thesis, Brno University of Technology. Accessed February 28, 2021. http://hdl.handle.net/11012/189714.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Vilímek, Hynek. “Emulátor herní konzole GameBoy Advance pro mobilní platformy: GameBoy Advance Emulator for Mobile Platforms.” 2020. Web. 28 Feb 2021.

Vancouver:

Vilímek H. Emulátor herní konzole GameBoy Advance pro mobilní platformy: GameBoy Advance Emulator for Mobile Platforms. [Internet] [Thesis]. Brno University of Technology; 2020. [cited 2021 Feb 28]. Available from: http://hdl.handle.net/11012/189714.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Vilímek H. Emulátor herní konzole GameBoy Advance pro mobilní platformy: GameBoy Advance Emulator for Mobile Platforms. [Thesis]. Brno University of Technology; 2020. Available from: http://hdl.handle.net/11012/189714

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

30. Guniganti, Ramesh Goud. A Comparison of RTMP and HTTP Protocols with respect to Packet Loss and Delay Variation based on QoE.

Degree: 2013, , School of Computing

  In recent year’s multimedia services like Video-on-Demand (VoD) and mobile video streaming, videos for e-learning, video conferencing are growing predominantly, and the user’s expectations… (more)

Subjects/Keywords: HTTP; Mean Opinion Score; Quality of Experience; RTMP; Subjective Assessment; Network Emulator.

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Guniganti, R. G. (2013). A Comparison of RTMP and HTTP Protocols with respect to Packet Loss and Delay Variation based on QoE. (Thesis). , School of Computing. Retrieved from http://urn.kb.se/resolve?urn=urn:nbn:se:bth-5394

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Guniganti, Ramesh Goud. “A Comparison of RTMP and HTTP Protocols with respect to Packet Loss and Delay Variation based on QoE.” 2013. Thesis, , School of Computing. Accessed February 28, 2021. http://urn.kb.se/resolve?urn=urn:nbn:se:bth-5394.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Guniganti, Ramesh Goud. “A Comparison of RTMP and HTTP Protocols with respect to Packet Loss and Delay Variation based on QoE.” 2013. Web. 28 Feb 2021.

Vancouver:

Guniganti RG. A Comparison of RTMP and HTTP Protocols with respect to Packet Loss and Delay Variation based on QoE. [Internet] [Thesis]. , School of Computing; 2013. [cited 2021 Feb 28]. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:bth-5394.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Guniganti RG. A Comparison of RTMP and HTTP Protocols with respect to Packet Loss and Delay Variation based on QoE. [Thesis]. , School of Computing; 2013. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:bth-5394

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

[1] [2] [3] [4]

.