Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for subject:(Digital communications Testing). Showing records 1 – 3 of 3 total matches.

Search Limiters

Last 2 Years | English Only

No search limiters apply to these results.

▼ Search Limiters


University of New South Wales

1. Amin, Bilal. Software radio global navigation satellite system (GNSS) receiver front-end design: sampling and jitter considerations.

Degree: Surveying & Spatial Information Systems, 2007, University of New South Wales

This thesis examines the sampling and jitter specifications and considerations for Global Navigation Satellite Systems (GNSS) software receivers. Software Radio (SWR) technologies are being used in the implementation of communication receivers in general and GNSS receivers in particular. With the advent of new GPS signals, and a range of new Galileo and GLONASS signals soon becoming available, GNSS is an application where SWR and software-defined radio (SDR) are likely to have an impact. The sampling process is critical for SWR receivers where it occurs as close to the antenna as possible. One way to achieve this is by BandPass Sampling (BPS), which is an undersampling technique that exploits aliasing to perform downconversion. In this thesis, the allowable sampling frequencies are calculated and analyzed for the multiple frequency BPS software radio GNSS receivers. The SNR degradation due to jitter is calculated and the required jitter standard deviation allowable for wach GNSS band of interest is evaluated and a basic jitter budget is calculated that could assist in the design of multiple frequency SWR GNSS receivers. Analysis shows that psec-level jitter specifications are required in order to keep jitter noise well below the thermal noise for software radio satellite navigation receivers. However, analysis of a BPSK system shows that large errors occur if the jittered sample crosses a data bit boundary. However, the signal processing techniques required to process the BOC modulation are much more challenging than those for traditional BPSK. BOC and AltBOC have more transitions per chip of spreading code and hence jitter creates greater SNR degradation. This work derives expressions for noise due to jitter taking into account the transition probability in QPSK, BOC, AltBOC systems. Both simulations and analysis are used to give a better understanding of jitter effects on Software Radio GNSS receivers.

Subjects/Keywords: Global Positioning System; Software radio; Digital communications; Sampling  – Software; Digital electronics  – Testing

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Amin, B. (2007). Software radio global navigation satellite system (GNSS) receiver front-end design: sampling and jitter considerations. (Masters Thesis). University of New South Wales. Retrieved from http://handle.unsw.edu.au/1959.4/40881 ; https://unsworks.unsw.edu.au/fapi/datastream/unsworks:1438/SOURCE02?view=true

Chicago Manual of Style (16th Edition):

Amin, Bilal. “Software radio global navigation satellite system (GNSS) receiver front-end design: sampling and jitter considerations.” 2007. Masters Thesis, University of New South Wales. Accessed July 19, 2019. http://handle.unsw.edu.au/1959.4/40881 ; https://unsworks.unsw.edu.au/fapi/datastream/unsworks:1438/SOURCE02?view=true.

MLA Handbook (7th Edition):

Amin, Bilal. “Software radio global navigation satellite system (GNSS) receiver front-end design: sampling and jitter considerations.” 2007. Web. 19 Jul 2019.

Vancouver:

Amin B. Software radio global navigation satellite system (GNSS) receiver front-end design: sampling and jitter considerations. [Internet] [Masters thesis]. University of New South Wales; 2007. [cited 2019 Jul 19]. Available from: http://handle.unsw.edu.au/1959.4/40881 ; https://unsworks.unsw.edu.au/fapi/datastream/unsworks:1438/SOURCE02?view=true.

Council of Science Editors:

Amin B. Software radio global navigation satellite system (GNSS) receiver front-end design: sampling and jitter considerations. [Masters Thesis]. University of New South Wales; 2007. Available from: http://handle.unsw.edu.au/1959.4/40881 ; https://unsworks.unsw.edu.au/fapi/datastream/unsworks:1438/SOURCE02?view=true

2. Gray, Carl Edward. An fpga based architecture for native protocol testing of multi-gbps source-synchronous devices.

Degree: PhD, Electrical and Computer Engineering, 2012, Georgia Tech

This thesis presents methods for developing FPGA-based test solutions that solve the challenges of evaluating source-synchronous and protocol-laden systems and devices at multi-gigabit per second signaling rates. These interfaces are becoming more prevalent in emerging designs and are difficult to test using traditional automated test equipment (ATE) and test instrumentation which were designed for testing designs utilizing synchronous and deterministic signaling. The main motivation of this research was to develop solutions that address these challenges. The methods shown in this thesis are used to design a test architecture consisting of custom hardware components, reprogrammable digital logic for hardware integration, and a software interface for external data transport and configuration. The hardware components consist of a multi-GHz field programmable gate array (FPGA) based interface board providing processing, control, and data capabilities to the system and enhanced by one or more application modules which can be tailored for specific test functionality compatible with source-synchronous and protocol interfaces. Software controls from a host computer provide high and low level access to the internal tester data and configuration memory space. The architecture described in this thesis is demonstrated through a specific test solution for a high-speed optical packet switched network called the Data Vortex. Reprogrammable firmware and software controls allow for a high degree of adaptability and application options. The modularized implementation of the hardware elements introduces additional adaptability and future upgradability, capable of incorporating new materials and design techniques for the test platform and application modules. Advisors/Committee Members: Keezer, David (Committee Chair), Bergman, Keren (Committee Member), Martin, Kevin (Committee Member), Milor, Linda (Committee Member), Wills, Linda (Committee Member).

Subjects/Keywords: Test architecture; Digital systems; High-speed; Field programmable gate arrays; Gigabit communications; Digital communications Testing; Computer networks Testing

…Using a programmable Digital Logic Core with high-speed PECL for testing a multi-gigahertz DUT… …22 Figure 2.9 Digital Logic Core used for several test applications. 24 Figure 2.10… …25 Figure 2.11 High-speed wafer-probe testing of wafer-level packaged devices using a DLC… …structure developed for testing of the data vortex. 101 Figure 5.9 Test stimuli signals used for… …Processign Unit CUT Circuit Under Test DAC Digital-to-Analog Converter DC Direct Current DDR… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Gray, C. E. (2012). An fpga based architecture for native protocol testing of multi-gbps source-synchronous devices. (Doctoral Dissertation). Georgia Tech. Retrieved from http://hdl.handle.net/1853/44858

Chicago Manual of Style (16th Edition):

Gray, Carl Edward. “An fpga based architecture for native protocol testing of multi-gbps source-synchronous devices.” 2012. Doctoral Dissertation, Georgia Tech. Accessed July 19, 2019. http://hdl.handle.net/1853/44858.

MLA Handbook (7th Edition):

Gray, Carl Edward. “An fpga based architecture for native protocol testing of multi-gbps source-synchronous devices.” 2012. Web. 19 Jul 2019.

Vancouver:

Gray CE. An fpga based architecture for native protocol testing of multi-gbps source-synchronous devices. [Internet] [Doctoral dissertation]. Georgia Tech; 2012. [cited 2019 Jul 19]. Available from: http://hdl.handle.net/1853/44858.

Council of Science Editors:

Gray CE. An fpga based architecture for native protocol testing of multi-gbps source-synchronous devices. [Doctoral Dissertation]. Georgia Tech; 2012. Available from: http://hdl.handle.net/1853/44858


University of Sydney

3. Bennett, Rick, 1963-. Drawing on the virtual collective : exploring online collaborative creativity .

Degree: 2009, University of Sydney

Subjects/Keywords: Multimedia (Art)  – Australia  – 21st century; Artistic collaboration; Creation (Literary, artistic, etc.); Creative ability  – Testing; Digital communications; Web sites  – Design; Graphic arts.; Interactive art.; Computer art.; Digital art.; Computer software.; Art and electronics.; Human-computer interaction.

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Bennett, Rick, 1. (2009). Drawing on the virtual collective : exploring online collaborative creativity . (Thesis). University of Sydney. Retrieved from http://hdl.handle.net/2123/6433

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Bennett, Rick, 1963-. “Drawing on the virtual collective : exploring online collaborative creativity .” 2009. Thesis, University of Sydney. Accessed July 19, 2019. http://hdl.handle.net/2123/6433.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Bennett, Rick, 1963-. “Drawing on the virtual collective : exploring online collaborative creativity .” 2009. Web. 19 Jul 2019.

Vancouver:

Bennett, Rick 1. Drawing on the virtual collective : exploring online collaborative creativity . [Internet] [Thesis]. University of Sydney; 2009. [cited 2019 Jul 19]. Available from: http://hdl.handle.net/2123/6433.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Bennett, Rick 1. Drawing on the virtual collective : exploring online collaborative creativity . [Thesis]. University of Sydney; 2009. Available from: http://hdl.handle.net/2123/6433

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

.