Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for subject:(CML to CMOS converter). Showing records 1 – 30 of 20025 total matches.

[1] [2] [3] [4] [5] … [668]

Search Limiters

Last 2 Years | English Only

Degrees

Levels

Languages

Country

▼ Search Limiters


University of Pretoria

1. [No author]. Low phase noise 2 GHz Fractional-N CMOS synthesizer IC .

Degree: 2010, University of Pretoria

 Low noise low division 2 GHz RF synthesizer integrated circuits (ICs) are conventionally implemented in some form of HBT process such as SiGe or GaAs.… (more)

Subjects/Keywords: Cml-to-cmos converter; Cml flicker noise; Fractional-n; Cmos pfd; Cml pfd; Cml 4-bit counter; Cml; Cml 2/3-prescaler; Ssb phase noise; Pulse-swallow counter; Low division; Programmable modulus accumulator; High voltage charge-pump; In-band phase noise; UCTD

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

author], [. (2010). Low phase noise 2 GHz Fractional-N CMOS synthesizer IC . (Masters Thesis). University of Pretoria. Retrieved from http://upetd.up.ac.za/thesis/available/etd-09132010-162013/

Chicago Manual of Style (16th Edition):

author], [No. “Low phase noise 2 GHz Fractional-N CMOS synthesizer IC .” 2010. Masters Thesis, University of Pretoria. Accessed August 23, 2017. http://upetd.up.ac.za/thesis/available/etd-09132010-162013/.

MLA Handbook (7th Edition):

author], [No. “Low phase noise 2 GHz Fractional-N CMOS synthesizer IC .” 2010. Web. 23 Aug 2017.

Vancouver:

author] [. Low phase noise 2 GHz Fractional-N CMOS synthesizer IC . [Internet] [Masters thesis]. University of Pretoria; 2010. [cited 2017 Aug 23]. Available from: http://upetd.up.ac.za/thesis/available/etd-09132010-162013/.

Council of Science Editors:

author] [. Low phase noise 2 GHz Fractional-N CMOS synthesizer IC . [Masters Thesis]. University of Pretoria; 2010. Available from: http://upetd.up.ac.za/thesis/available/etd-09132010-162013/


University of Edinburgh

2. Danesh, Seyed Amir Ali. Time interleaved counter analog to digital converters.

Degree: 2011, University of Edinburgh

 The work explores extending time interleaving in A/D converters, by applying a high-level of parallelism to one of the slowest and simplest types of data-converters,… (more)

Subjects/Keywords: 004.19; ADC; analog to digial converter; time interleaved; counter; TIC; CMOS

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Danesh, S. A. A. (2011). Time interleaved counter analog to digital converters. (Doctoral Dissertation). University of Edinburgh. Retrieved from http://hdl.handle.net/1842/5790

Chicago Manual of Style (16th Edition):

Danesh, Seyed Amir Ali. “Time interleaved counter analog to digital converters.” 2011. Doctoral Dissertation, University of Edinburgh. Accessed August 23, 2017. http://hdl.handle.net/1842/5790.

MLA Handbook (7th Edition):

Danesh, Seyed Amir Ali. “Time interleaved counter analog to digital converters.” 2011. Web. 23 Aug 2017.

Vancouver:

Danesh SAA. Time interleaved counter analog to digital converters. [Internet] [Doctoral dissertation]. University of Edinburgh; 2011. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/1842/5790.

Council of Science Editors:

Danesh SAA. Time interleaved counter analog to digital converters. [Doctoral Dissertation]. University of Edinburgh; 2011. Available from: http://hdl.handle.net/1842/5790


University of Akron

3. Namburu, Pradeep. A TEMPERATURE-INSENSITIVE GATE-CONTROLLED WEIGHTED CURRENT DIGITAL-TO-ANALOG CONVERTER.

Degree: MS, Electrical Engineering, 2010, University of Akron

  The current thesis presents the design of a 10-bit Digital-to-Analog Converter (DAC) to be used in a Successive Approximation Register Analog-to-Digital converter (SAR ADC).… (more)

Subjects/Keywords: Electrical Engineering; CMOS gate driver; Current source; Digital-to-Analog Converter

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Namburu, P. (2010). A TEMPERATURE-INSENSITIVE GATE-CONTROLLED WEIGHTED CURRENT DIGITAL-TO-ANALOG CONVERTER. (Masters Thesis). University of Akron. Retrieved from http://rave.ohiolink.edu/etdc/view?acc_num=akron1270567830

Chicago Manual of Style (16th Edition):

Namburu, Pradeep. “A TEMPERATURE-INSENSITIVE GATE-CONTROLLED WEIGHTED CURRENT DIGITAL-TO-ANALOG CONVERTER.” 2010. Masters Thesis, University of Akron. Accessed August 23, 2017. http://rave.ohiolink.edu/etdc/view?acc_num=akron1270567830.

MLA Handbook (7th Edition):

Namburu, Pradeep. “A TEMPERATURE-INSENSITIVE GATE-CONTROLLED WEIGHTED CURRENT DIGITAL-TO-ANALOG CONVERTER.” 2010. Web. 23 Aug 2017.

Vancouver:

Namburu P. A TEMPERATURE-INSENSITIVE GATE-CONTROLLED WEIGHTED CURRENT DIGITAL-TO-ANALOG CONVERTER. [Internet] [Masters thesis]. University of Akron; 2010. [cited 2017 Aug 23]. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=akron1270567830.

Council of Science Editors:

Namburu P. A TEMPERATURE-INSENSITIVE GATE-CONTROLLED WEIGHTED CURRENT DIGITAL-TO-ANALOG CONVERTER. [Masters Thesis]. University of Akron; 2010. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=akron1270567830


University of Waterloo

4. Ali, Areeb. CMOS Impedance Measurement Array for Cell Sensing.

Degree: 2015, University of Waterloo

 Impedance measurement plays a vital role in determining the physical and chemical properties of live cells under different environmental conditions and aids in the development… (more)

Subjects/Keywords: CMOS Impedance Measurement Array Cell Sensor Impedance-to-Digital Converter

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ali, A. (2015). CMOS Impedance Measurement Array for Cell Sensing. (Thesis). University of Waterloo. Retrieved from http://hdl.handle.net/10012/9097

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Ali, Areeb. “CMOS Impedance Measurement Array for Cell Sensing.” 2015. Thesis, University of Waterloo. Accessed August 23, 2017. http://hdl.handle.net/10012/9097.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Ali, Areeb. “CMOS Impedance Measurement Array for Cell Sensing.” 2015. Web. 23 Aug 2017.

Vancouver:

Ali A. CMOS Impedance Measurement Array for Cell Sensing. [Internet] [Thesis]. University of Waterloo; 2015. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/10012/9097.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Ali A. CMOS Impedance Measurement Array for Cell Sensing. [Thesis]. University of Waterloo; 2015. Available from: http://hdl.handle.net/10012/9097

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


McMaster University

5. Palubiak, Dariusz. CMOS SINGLE PHOTON AVALANCHE DIODES AND TIME-TO-DIGITAL CONVERTERS FOR TIME-RESOLVED FLUORESCENCE ANALYSIS.

Degree: PhD, 2016, McMaster University

Fluorescence lifetime imaging (FLIM) has the potential to provide rapid screening and detection of diseases. However, time-resolved fluorescence measurements require high-performance detectors with single-photon sensitivity… (more)

Subjects/Keywords: CMOS; Single photon detector; fluorescence lifetime; Time to Digital Converter

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Palubiak, D. (2016). CMOS SINGLE PHOTON AVALANCHE DIODES AND TIME-TO-DIGITAL CONVERTERS FOR TIME-RESOLVED FLUORESCENCE ANALYSIS. (Doctoral Dissertation). McMaster University. Retrieved from http://hdl.handle.net/11375/18695

Chicago Manual of Style (16th Edition):

Palubiak, Dariusz. “CMOS SINGLE PHOTON AVALANCHE DIODES AND TIME-TO-DIGITAL CONVERTERS FOR TIME-RESOLVED FLUORESCENCE ANALYSIS.” 2016. Doctoral Dissertation, McMaster University. Accessed August 23, 2017. http://hdl.handle.net/11375/18695.

MLA Handbook (7th Edition):

Palubiak, Dariusz. “CMOS SINGLE PHOTON AVALANCHE DIODES AND TIME-TO-DIGITAL CONVERTERS FOR TIME-RESOLVED FLUORESCENCE ANALYSIS.” 2016. Web. 23 Aug 2017.

Vancouver:

Palubiak D. CMOS SINGLE PHOTON AVALANCHE DIODES AND TIME-TO-DIGITAL CONVERTERS FOR TIME-RESOLVED FLUORESCENCE ANALYSIS. [Internet] [Doctoral dissertation]. McMaster University; 2016. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/11375/18695.

Council of Science Editors:

Palubiak D. CMOS SINGLE PHOTON AVALANCHE DIODES AND TIME-TO-DIGITAL CONVERTERS FOR TIME-RESOLVED FLUORESCENCE ANALYSIS. [Doctoral Dissertation]. McMaster University; 2016. Available from: http://hdl.handle.net/11375/18695


Louisiana State University

6. Sathiaraj, Josephine Ratna. Ternary To Binary Converter Design In CMOS Using Multiple Input Floating Gate MOSFETS.

Degree: MS, Electrical & Computer Engineering, 2009, Louisiana State University

 In this work, a ternary to binary converter circuit is designed in 0.5μm n-well CMOS technology. The circuit takes two inputs corresponding to the ternary… (more)

Subjects/Keywords: multivalued logic; multiple input CMOS; ternary to binary converter; floating gate MOSFET

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sathiaraj, J. R. (2009). Ternary To Binary Converter Design In CMOS Using Multiple Input Floating Gate MOSFETS. (Masters Thesis). Louisiana State University. Retrieved from http://etd.lsu.edu/docs/available/etd-11072009-170319/ ;

Chicago Manual of Style (16th Edition):

Sathiaraj, Josephine Ratna. “Ternary To Binary Converter Design In CMOS Using Multiple Input Floating Gate MOSFETS.” 2009. Masters Thesis, Louisiana State University. Accessed August 23, 2017. http://etd.lsu.edu/docs/available/etd-11072009-170319/ ;.

MLA Handbook (7th Edition):

Sathiaraj, Josephine Ratna. “Ternary To Binary Converter Design In CMOS Using Multiple Input Floating Gate MOSFETS.” 2009. Web. 23 Aug 2017.

Vancouver:

Sathiaraj JR. Ternary To Binary Converter Design In CMOS Using Multiple Input Floating Gate MOSFETS. [Internet] [Masters thesis]. Louisiana State University; 2009. [cited 2017 Aug 23]. Available from: http://etd.lsu.edu/docs/available/etd-11072009-170319/ ;.

Council of Science Editors:

Sathiaraj JR. Ternary To Binary Converter Design In CMOS Using Multiple Input Floating Gate MOSFETS. [Masters Thesis]. Louisiana State University; 2009. Available from: http://etd.lsu.edu/docs/available/etd-11072009-170319/ ;


Delft University of Technology

7. Luo, Y. A High-Resolution, Resistor-Based Temperature Sensor:.

Degree: 2015, Delft University of Technology

 This thesis focuses on developing a high-resolution, energy-efficient smart temperature sensor. A resistor-based temperature-sensing structure is chosen as the core of the sensor. To digitize… (more)

Subjects/Keywords: CMOS; temperature sensor; sensor interface; thermistor; Wien Bridge; delta-sigma; analog-to-digital converter

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Luo, Y. (2015). A High-Resolution, Resistor-Based Temperature Sensor:. (Masters Thesis). Delft University of Technology. Retrieved from http://resolver.tudelft.nl/uuid:9654be35-8148-41d5-8ac3-b8124d71e55e

Chicago Manual of Style (16th Edition):

Luo, Y. “A High-Resolution, Resistor-Based Temperature Sensor:.” 2015. Masters Thesis, Delft University of Technology. Accessed August 23, 2017. http://resolver.tudelft.nl/uuid:9654be35-8148-41d5-8ac3-b8124d71e55e.

MLA Handbook (7th Edition):

Luo, Y. “A High-Resolution, Resistor-Based Temperature Sensor:.” 2015. Web. 23 Aug 2017.

Vancouver:

Luo Y. A High-Resolution, Resistor-Based Temperature Sensor:. [Internet] [Masters thesis]. Delft University of Technology; 2015. [cited 2017 Aug 23]. Available from: http://resolver.tudelft.nl/uuid:9654be35-8148-41d5-8ac3-b8124d71e55e.

Council of Science Editors:

Luo Y. A High-Resolution, Resistor-Based Temperature Sensor:. [Masters Thesis]. Delft University of Technology; 2015. Available from: http://resolver.tudelft.nl/uuid:9654be35-8148-41d5-8ac3-b8124d71e55e


University of Toronto

8. Shahramian, Shahriar. Millimeter-wave Analog to Digital Converters: Technology Challenges and Architectures.

Degree: 2011, University of Toronto

While data converters have been around for nearly nighty years, mm-wave data converters are still in their infancy. Only recently the 40-GHz sampling barrier was… (more)

Subjects/Keywords: Analog to Digital Converter; mm-Wave Circuit; Track and Hold Amplifier; SiGe; CMOS; Data Converter; TIALA; Retimer; 0544

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Shahramian, S. (2011). Millimeter-wave Analog to Digital Converters: Technology Challenges and Architectures. (Doctoral Dissertation). University of Toronto. Retrieved from http://hdl.handle.net/1807/30039

Chicago Manual of Style (16th Edition):

Shahramian, Shahriar. “Millimeter-wave Analog to Digital Converters: Technology Challenges and Architectures.” 2011. Doctoral Dissertation, University of Toronto. Accessed August 23, 2017. http://hdl.handle.net/1807/30039.

MLA Handbook (7th Edition):

Shahramian, Shahriar. “Millimeter-wave Analog to Digital Converters: Technology Challenges and Architectures.” 2011. Web. 23 Aug 2017.

Vancouver:

Shahramian S. Millimeter-wave Analog to Digital Converters: Technology Challenges and Architectures. [Internet] [Doctoral dissertation]. University of Toronto; 2011. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/1807/30039.

Council of Science Editors:

Shahramian S. Millimeter-wave Analog to Digital Converters: Technology Challenges and Architectures. [Doctoral Dissertation]. University of Toronto; 2011. Available from: http://hdl.handle.net/1807/30039


Indian Institute of Science

9. Harish, C. Design & Implementation Of Low Power Sigma Delta ADCs For Wide Band Applications.

Degree: 2011, Indian Institute of Science

 This thesis focuses on the design and implementation of low power Σ∆ ADCs in 130 nanometer CMOS technology. The design issues in the implementation of… (more)

Subjects/Keywords: Analog to Digital Converter (ADC); CMOS Technologies; Analog to Digital Signal Processing; Sigma Delta ADC; Wireless Applications; Communication Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Harish, C. (2011). Design & Implementation Of Low Power Sigma Delta ADCs For Wide Band Applications. (Thesis). Indian Institute of Science. Retrieved from http://hdl.handle.net/2005/2049

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Harish, C. “Design & Implementation Of Low Power Sigma Delta ADCs For Wide Band Applications.” 2011. Thesis, Indian Institute of Science. Accessed August 23, 2017. http://hdl.handle.net/2005/2049.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Harish, C. “Design & Implementation Of Low Power Sigma Delta ADCs For Wide Band Applications.” 2011. Web. 23 Aug 2017.

Vancouver:

Harish C. Design & Implementation Of Low Power Sigma Delta ADCs For Wide Band Applications. [Internet] [Thesis]. Indian Institute of Science; 2011. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/2005/2049.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Harish C. Design & Implementation Of Low Power Sigma Delta ADCs For Wide Band Applications. [Thesis]. Indian Institute of Science; 2011. Available from: http://hdl.handle.net/2005/2049

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Rochester

10. Song, Yu (1980 - ). CMOS analog and radio-frequency integrated-circuit design employing low-power switched-capacitor techniques.

Degree: PhD, 2011, University of Rochester

 We propose and verify the design of low-power, high-performance CMOS Switched-Capacitor (SC) circuits for analog and radio-frequency (RF) applications. In low-cost CMOS semiconductor processes, SC… (more)

Subjects/Keywords: Analog-to-digital converter; CMOS integrated circuits; Delta-sigma modulation; Phase-locked loop; Switched-capacitor circuit

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Song, Y. (. -. ). (2011). CMOS analog and radio-frequency integrated-circuit design employing low-power switched-capacitor techniques. (Doctoral Dissertation). University of Rochester. Retrieved from http://hdl.handle.net/1802/16887

Chicago Manual of Style (16th Edition):

Song, Yu (1980 - ). “CMOS analog and radio-frequency integrated-circuit design employing low-power switched-capacitor techniques.” 2011. Doctoral Dissertation, University of Rochester. Accessed August 23, 2017. http://hdl.handle.net/1802/16887.

MLA Handbook (7th Edition):

Song, Yu (1980 - ). “CMOS analog and radio-frequency integrated-circuit design employing low-power switched-capacitor techniques.” 2011. Web. 23 Aug 2017.

Vancouver:

Song Y(-). CMOS analog and radio-frequency integrated-circuit design employing low-power switched-capacitor techniques. [Internet] [Doctoral dissertation]. University of Rochester; 2011. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/1802/16887.

Council of Science Editors:

Song Y(-). CMOS analog and radio-frequency integrated-circuit design employing low-power switched-capacitor techniques. [Doctoral Dissertation]. University of Rochester; 2011. Available from: http://hdl.handle.net/1802/16887


Université Catholique de Louvain

11. Couniot, Numa. Highly-sensitive CMOS capacitive biosensors towards detection of single bacterial cell in electrolyte solutions.

Degree: 2015, Université Catholique de Louvain

For centuries, bacterial cells have been one of the major causes of human diseases, and are still responsible for several millions of deaths every year.… (more)

Subjects/Keywords: Biosensor; Electrokinetic; Capacitance-to-Frequency converter; Bacteria detection; Impedance spectroscopy; CMOS; Capacitive biosensors; Dielectrophoresis; Electroosmosis; Biosensor array

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Couniot, N. (2015). Highly-sensitive CMOS capacitive biosensors towards detection of single bacterial cell in electrolyte solutions. (Thesis). Université Catholique de Louvain. Retrieved from http://hdl.handle.net/2078.1/165272

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Couniot, Numa. “Highly-sensitive CMOS capacitive biosensors towards detection of single bacterial cell in electrolyte solutions.” 2015. Thesis, Université Catholique de Louvain. Accessed August 23, 2017. http://hdl.handle.net/2078.1/165272.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Couniot, Numa. “Highly-sensitive CMOS capacitive biosensors towards detection of single bacterial cell in electrolyte solutions.” 2015. Web. 23 Aug 2017.

Vancouver:

Couniot N. Highly-sensitive CMOS capacitive biosensors towards detection of single bacterial cell in electrolyte solutions. [Internet] [Thesis]. Université Catholique de Louvain; 2015. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/2078.1/165272.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Couniot N. Highly-sensitive CMOS capacitive biosensors towards detection of single bacterial cell in electrolyte solutions. [Thesis]. Université Catholique de Louvain; 2015. Available from: http://hdl.handle.net/2078.1/165272

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

12. Silva, Alexandre Herculano Mendes. Pipelined analog-to-digital conversion using current-mode reference shifting.

Degree: 2012, Universidade Nova

Dissertação para obtenção do grau de Mestre em Engenharia Electrotécnica e de Computadores

Pipeline Analog-to-digital converters (ADCs) are the most popular architecture for high-speed medium-to-high… (more)

Subjects/Keywords: Analog-to-Digital Converter (ADC),; Current-mode reference shifting; Switched-capacitor; CMOS current reference; pipelined A/D conversion

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Silva, A. H. M. (2012). Pipelined analog-to-digital conversion using current-mode reference shifting. (Thesis). Universidade Nova. Retrieved from http://www.rcaap.pt/detail.jsp?id=oai:run.unl.pt:10362/8265

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Silva, Alexandre Herculano Mendes. “Pipelined analog-to-digital conversion using current-mode reference shifting.” 2012. Thesis, Universidade Nova. Accessed August 23, 2017. http://www.rcaap.pt/detail.jsp?id=oai:run.unl.pt:10362/8265.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Silva, Alexandre Herculano Mendes. “Pipelined analog-to-digital conversion using current-mode reference shifting.” 2012. Web. 23 Aug 2017.

Vancouver:

Silva AHM. Pipelined analog-to-digital conversion using current-mode reference shifting. [Internet] [Thesis]. Universidade Nova; 2012. [cited 2017 Aug 23]. Available from: http://www.rcaap.pt/detail.jsp?id=oai:run.unl.pt:10362/8265.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Silva AHM. Pipelined analog-to-digital conversion using current-mode reference shifting. [Thesis]. Universidade Nova; 2012. Available from: http://www.rcaap.pt/detail.jsp?id=oai:run.unl.pt:10362/8265

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

13. Zhang, Dai. Design and Evaluation of an Ultra-Low Power Successive Approximation ADC.

Degree: Electrical Engineering, 2009, Linköping University

  Analog-to-digital converters (ADC) targeted for use in medical implant devices serve an important role as the interface between analog signal and digital processing system.… (more)

Subjects/Keywords: Analog-to-digital converter (ADC); charge redistribution; CMOS; low power; low supply voltage; successive approximation; latched comparator; Electrical engineering; Elektroteknik

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zhang, D. (2009). Design and Evaluation of an Ultra-Low Power Successive Approximation ADC. (Thesis). Linköping University. Retrieved from http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-18219

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Zhang, Dai. “Design and Evaluation of an Ultra-Low Power Successive Approximation ADC.” 2009. Thesis, Linköping University. Accessed August 23, 2017. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-18219.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Zhang, Dai. “Design and Evaluation of an Ultra-Low Power Successive Approximation ADC.” 2009. Web. 23 Aug 2017.

Vancouver:

Zhang D. Design and Evaluation of an Ultra-Low Power Successive Approximation ADC. [Internet] [Thesis]. Linköping University; 2009. [cited 2017 Aug 23]. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-18219.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Zhang D. Design and Evaluation of an Ultra-Low Power Successive Approximation ADC. [Thesis]. Linköping University; 2009. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-18219

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


INP Toulouse

14. Perbet, Lucas. Optimisation de blocs constitutifs d'un convertisseur A/N pipeline entechnologie CMOS 0.18 µm pour utilisation en environnement spatial : Optimization of building blocks of a pipeline ADC in CMOS 0.18µm technology for space applications.

Degree: Docteur es, Micro Nano Systèmes, 2017, INP Toulouse

L’imagerie constitue un axe majeur de l’exploration de l’univers et de la Terre depuis l’espace, que l’on se trouve dans le domaine du visible ou… (more)

Subjects/Keywords: Convertisseur analogique-numérique; Interrupteur; Comparateur; Amplificateur; Environnement spatial; CMOS; ASIC; Analog-to-Digital converter; Switch; Comparator; Amplifier; Space environment; CMOS; ASIC; 621.381

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Perbet, L. (2017). Optimisation de blocs constitutifs d'un convertisseur A/N pipeline entechnologie CMOS 0.18 µm pour utilisation en environnement spatial : Optimization of building blocks of a pipeline ADC in CMOS 0.18µm technology for space applications. (Doctoral Dissertation). INP Toulouse. Retrieved from http://www.theses.fr/2017INPT0037

Chicago Manual of Style (16th Edition):

Perbet, Lucas. “Optimisation de blocs constitutifs d'un convertisseur A/N pipeline entechnologie CMOS 0.18 µm pour utilisation en environnement spatial : Optimization of building blocks of a pipeline ADC in CMOS 0.18µm technology for space applications.” 2017. Doctoral Dissertation, INP Toulouse. Accessed August 23, 2017. http://www.theses.fr/2017INPT0037.

MLA Handbook (7th Edition):

Perbet, Lucas. “Optimisation de blocs constitutifs d'un convertisseur A/N pipeline entechnologie CMOS 0.18 µm pour utilisation en environnement spatial : Optimization of building blocks of a pipeline ADC in CMOS 0.18µm technology for space applications.” 2017. Web. 23 Aug 2017.

Vancouver:

Perbet L. Optimisation de blocs constitutifs d'un convertisseur A/N pipeline entechnologie CMOS 0.18 µm pour utilisation en environnement spatial : Optimization of building blocks of a pipeline ADC in CMOS 0.18µm technology for space applications. [Internet] [Doctoral dissertation]. INP Toulouse; 2017. [cited 2017 Aug 23]. Available from: http://www.theses.fr/2017INPT0037.

Council of Science Editors:

Perbet L. Optimisation de blocs constitutifs d'un convertisseur A/N pipeline entechnologie CMOS 0.18 µm pour utilisation en environnement spatial : Optimization of building blocks of a pipeline ADC in CMOS 0.18µm technology for space applications. [Doctoral Dissertation]. INP Toulouse; 2017. Available from: http://www.theses.fr/2017INPT0037


Georgia Tech

15. Chuang, Kevin. Multi-gigabit CMOS analog-to-digital converter and mixed-signal demodulator for low-power millimeter-wave communication systems.

Degree: PhD, Electrical and Computer Engineering, 2011, Georgia Tech

 The objective of the research is to develop high-speed ADCs and mixed-signal demodulator for multi-gigabit communication systems using millimeter-wave frequency bands in standard CMOS technology.… (more)

Subjects/Keywords: Analog-to-digital converter; Mixed-signal; Demodulator; Multi-gigabit; CMOS; Analog-to-digital converters; Metal oxide semiconductors, Complementary; Radio detectors; Millimeter wave communication systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chuang, K. (2011). Multi-gigabit CMOS analog-to-digital converter and mixed-signal demodulator for low-power millimeter-wave communication systems. (Doctoral Dissertation). Georgia Tech. Retrieved from http://hdl.handle.net/1853/47814

Chicago Manual of Style (16th Edition):

Chuang, Kevin. “Multi-gigabit CMOS analog-to-digital converter and mixed-signal demodulator for low-power millimeter-wave communication systems.” 2011. Doctoral Dissertation, Georgia Tech. Accessed August 23, 2017. http://hdl.handle.net/1853/47814.

MLA Handbook (7th Edition):

Chuang, Kevin. “Multi-gigabit CMOS analog-to-digital converter and mixed-signal demodulator for low-power millimeter-wave communication systems.” 2011. Web. 23 Aug 2017.

Vancouver:

Chuang K. Multi-gigabit CMOS analog-to-digital converter and mixed-signal demodulator for low-power millimeter-wave communication systems. [Internet] [Doctoral dissertation]. Georgia Tech; 2011. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/1853/47814.

Council of Science Editors:

Chuang K. Multi-gigabit CMOS analog-to-digital converter and mixed-signal demodulator for low-power millimeter-wave communication systems. [Doctoral Dissertation]. Georgia Tech; 2011. Available from: http://hdl.handle.net/1853/47814


University of Lund

16. Andersson, Mattias. Continuous-Time Delta-Sigma Modulators for Wireless Communication.

Degree: 2014, University of Lund

 The ever increasing data rates in wireless communication require analog to digital converters (ADCs) with greater requirements on speed and accuracy, while being power efficient… (more)

Subjects/Keywords: Elektroteknik och elektronik; return-to-zero; A/D converter; loop delay; delta-sigma; ADC; CMOS; STF; continuous-time; sigma; delta; filtering; CT; RZ

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Andersson, M. (2014). Continuous-Time Delta-Sigma Modulators for Wireless Communication. (Doctoral Dissertation). University of Lund. Retrieved from http://lup.lub.lu.se/record/4302214 ; http://portal.research.lu.se/ws/files/3333980/4302260.pdf

Chicago Manual of Style (16th Edition):

Andersson, Mattias. “Continuous-Time Delta-Sigma Modulators for Wireless Communication.” 2014. Doctoral Dissertation, University of Lund. Accessed August 23, 2017. http://lup.lub.lu.se/record/4302214 ; http://portal.research.lu.se/ws/files/3333980/4302260.pdf.

MLA Handbook (7th Edition):

Andersson, Mattias. “Continuous-Time Delta-Sigma Modulators for Wireless Communication.” 2014. Web. 23 Aug 2017.

Vancouver:

Andersson M. Continuous-Time Delta-Sigma Modulators for Wireless Communication. [Internet] [Doctoral dissertation]. University of Lund; 2014. [cited 2017 Aug 23]. Available from: http://lup.lub.lu.se/record/4302214 ; http://portal.research.lu.se/ws/files/3333980/4302260.pdf.

Council of Science Editors:

Andersson M. Continuous-Time Delta-Sigma Modulators for Wireless Communication. [Doctoral Dissertation]. University of Lund; 2014. Available from: http://lup.lub.lu.se/record/4302214 ; http://portal.research.lu.se/ws/files/3333980/4302260.pdf


University of Victoria

17. Cervantes Smith, Marla Stephanie. ARIEL electron to gamma converter design.

Degree: Department of Physics and Astronomy, 2016, University of Victoria

 The e-linac beam that will serve the ARIEL Electron Target East (AETE) has an energy range from 30 MeV to 50 MeV with a power… (more)

Subjects/Keywords: Electron to gamma converter

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Cervantes Smith, M. S. (2016). ARIEL electron to gamma converter design. (Masters Thesis). University of Victoria. Retrieved from http://hdl.handle.net/1828/7624

Chicago Manual of Style (16th Edition):

Cervantes Smith, Marla Stephanie. “ARIEL electron to gamma converter design.” 2016. Masters Thesis, University of Victoria. Accessed August 23, 2017. http://hdl.handle.net/1828/7624.

MLA Handbook (7th Edition):

Cervantes Smith, Marla Stephanie. “ARIEL electron to gamma converter design.” 2016. Web. 23 Aug 2017.

Vancouver:

Cervantes Smith MS. ARIEL electron to gamma converter design. [Internet] [Masters thesis]. University of Victoria; 2016. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/1828/7624.

Council of Science Editors:

Cervantes Smith MS. ARIEL electron to gamma converter design. [Masters Thesis]. University of Victoria; 2016. Available from: http://hdl.handle.net/1828/7624

18. Zhang, Liang. Development of a CMOS pixel sensor for the outer layers of the ILC vertex detector : Développement d'un capteur de pixels CMOS pour les couches externes du détecteur de vertex ILC.

Degree: Docteur es, Instrumentation et microélectronique, 2013, Université de Strasbourg

Le sujet de cette thèse est de concevoir un prototype de capteur à pixel CMOS adapté aux couches extérieures du détecteur de vertex de l'International… (more)

Subjects/Keywords: Capteur à pixel CMOS; International Linear Collider (ILC); Détecteur vertex; MIMOSA 31; CMOS pixel sensors (CPS); Monolithic active pixel sensors (MAPS); International Linear Collider (ILC); Vertex detector; Correlated double sampling (CDS); Analog to digital converter (ADC); Column-level; Self-triggered; Multi-bit/step approximation; 539.7; 621.38

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zhang, L. (2013). Development of a CMOS pixel sensor for the outer layers of the ILC vertex detector : Développement d'un capteur de pixels CMOS pour les couches externes du détecteur de vertex ILC. (Doctoral Dissertation). Université de Strasbourg. Retrieved from http://www.theses.fr/2013STRAE036

Chicago Manual of Style (16th Edition):

Zhang, Liang. “Development of a CMOS pixel sensor for the outer layers of the ILC vertex detector : Développement d'un capteur de pixels CMOS pour les couches externes du détecteur de vertex ILC.” 2013. Doctoral Dissertation, Université de Strasbourg. Accessed August 23, 2017. http://www.theses.fr/2013STRAE036.

MLA Handbook (7th Edition):

Zhang, Liang. “Development of a CMOS pixel sensor for the outer layers of the ILC vertex detector : Développement d'un capteur de pixels CMOS pour les couches externes du détecteur de vertex ILC.” 2013. Web. 23 Aug 2017.

Vancouver:

Zhang L. Development of a CMOS pixel sensor for the outer layers of the ILC vertex detector : Développement d'un capteur de pixels CMOS pour les couches externes du détecteur de vertex ILC. [Internet] [Doctoral dissertation]. Université de Strasbourg; 2013. [cited 2017 Aug 23]. Available from: http://www.theses.fr/2013STRAE036.

Council of Science Editors:

Zhang L. Development of a CMOS pixel sensor for the outer layers of the ILC vertex detector : Développement d'un capteur de pixels CMOS pour les couches externes du détecteur de vertex ILC. [Doctoral Dissertation]. Université de Strasbourg; 2013. Available from: http://www.theses.fr/2013STRAE036

19. Branca, Xavier. Etude et conception d'un convertisseur de tension mono-inductance double-sortie bipolaires pour la téléphonie mobile : Study and realisation of a single inductor bipolar output converter for mobile platforms.

Degree: Docteur es, Electrotechnique, 2012, INSA Lyon

Les objectifs de la thèse concernent l’optimisation du rendement énergétique, la minimisation de l’empreinte et du coût de l’alimentation en tension d’amplificateurs audio pour l’application… (more)

Subjects/Keywords: Télécommunications; Téléphonie mobile; Communication mobile; Amplificateur audio; Convertisseur DC-DC; Electronique analogique; Microélectronique; Technologie CMOS; Telecommunications; Mobile communication; Audio amplifier; DC-to-DC converter; Analog Electronics; Microelectronics; CMOS Technology; 621.381 044 072

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Branca, X. (2012). Etude et conception d'un convertisseur de tension mono-inductance double-sortie bipolaires pour la téléphonie mobile : Study and realisation of a single inductor bipolar output converter for mobile platforms. (Doctoral Dissertation). INSA Lyon. Retrieved from http://www.theses.fr/2012ISAL0059

Chicago Manual of Style (16th Edition):

Branca, Xavier. “Etude et conception d'un convertisseur de tension mono-inductance double-sortie bipolaires pour la téléphonie mobile : Study and realisation of a single inductor bipolar output converter for mobile platforms.” 2012. Doctoral Dissertation, INSA Lyon. Accessed August 23, 2017. http://www.theses.fr/2012ISAL0059.

MLA Handbook (7th Edition):

Branca, Xavier. “Etude et conception d'un convertisseur de tension mono-inductance double-sortie bipolaires pour la téléphonie mobile : Study and realisation of a single inductor bipolar output converter for mobile platforms.” 2012. Web. 23 Aug 2017.

Vancouver:

Branca X. Etude et conception d'un convertisseur de tension mono-inductance double-sortie bipolaires pour la téléphonie mobile : Study and realisation of a single inductor bipolar output converter for mobile platforms. [Internet] [Doctoral dissertation]. INSA Lyon; 2012. [cited 2017 Aug 23]. Available from: http://www.theses.fr/2012ISAL0059.

Council of Science Editors:

Branca X. Etude et conception d'un convertisseur de tension mono-inductance double-sortie bipolaires pour la téléphonie mobile : Study and realisation of a single inductor bipolar output converter for mobile platforms. [Doctoral Dissertation]. INSA Lyon; 2012. Available from: http://www.theses.fr/2012ISAL0059


Georgia Tech

20. Kim, Suhwan. Mixed-source charger-supply CMOS IC.

Degree: PhD, Electrical and Computer Engineering, 2014, Georgia Tech

 The proposed research objective is to develop, test, and evaluate a mixer and charger-supply CMOS IC that derives and mixes energy and power from mixed… (more)

Subjects/Keywords: DC-DC converter; CMOS; Power supply; Hybrid source

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kim, S. (2014). Mixed-source charger-supply CMOS IC. (Doctoral Dissertation). Georgia Tech. Retrieved from http://hdl.handle.net/1853/52210

Chicago Manual of Style (16th Edition):

Kim, Suhwan. “Mixed-source charger-supply CMOS IC.” 2014. Doctoral Dissertation, Georgia Tech. Accessed August 23, 2017. http://hdl.handle.net/1853/52210.

MLA Handbook (7th Edition):

Kim, Suhwan. “Mixed-source charger-supply CMOS IC.” 2014. Web. 23 Aug 2017.

Vancouver:

Kim S. Mixed-source charger-supply CMOS IC. [Internet] [Doctoral dissertation]. Georgia Tech; 2014. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/1853/52210.

Council of Science Editors:

Kim S. Mixed-source charger-supply CMOS IC. [Doctoral Dissertation]. Georgia Tech; 2014. Available from: http://hdl.handle.net/1853/52210


University of Texas – Austin

21. Jung, Woo Young. Time-based oversampled analog-to-digital converters in nano-scale integrated circuits.

Degree: Electrical and Computer Engineering, 2014, University of Texas – Austin

 In this research, a time-based oversampling delta-sigma (ΔΣ) ADC architecture is introduced. This system uses time, rather than voltage or current, as the analog variable… (more)

Subjects/Keywords: Analog-to-digital converter; Delta-sigma modulation; Time-to-digital converter; Pulse-width modulation; Digital-to-time converter

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Jung, W. Y. (2014). Time-based oversampled analog-to-digital converters in nano-scale integrated circuits. (Thesis). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/29195

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Jung, Woo Young. “Time-based oversampled analog-to-digital converters in nano-scale integrated circuits.” 2014. Thesis, University of Texas – Austin. Accessed August 23, 2017. http://hdl.handle.net/2152/29195.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Jung, Woo Young. “Time-based oversampled analog-to-digital converters in nano-scale integrated circuits.” 2014. Web. 23 Aug 2017.

Vancouver:

Jung WY. Time-based oversampled analog-to-digital converters in nano-scale integrated circuits. [Internet] [Thesis]. University of Texas – Austin; 2014. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/2152/29195.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Jung WY. Time-based oversampled analog-to-digital converters in nano-scale integrated circuits. [Thesis]. University of Texas – Austin; 2014. Available from: http://hdl.handle.net/2152/29195

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Georgia Tech

22. Miri Lavasani, Seyed Hossein. Design and phase-noise modeling of temperature-compensated high frequency MEMS-CMOS reference oscillators.

Degree: PhD, Electrical and Computer Engineering, 2010, Georgia Tech

 Frequency reference oscillator is a critical component of modern radio transceivers. Currently, most reference oscillators are based on low-frequency quartz crystals that are inherently bulky… (more)

Subjects/Keywords: Phase-noise modeling; Phase-noise; Oscillator; VCO; Micromechanical oscillator; Capacitance cancellation; Negative capacitance; Negative impedance converter; Temperature compensation; Linear CMOS voltage to current converter; Piezoelectric resonator; Capacitive resonator; Tuning enhancement; TIA; Transimpedance amplifier; MEMS; Frequency tuning; Oscillators, Electric; Oscillators, Crystal; Radio frequency oscillators; Microelectromechanical systems; Oscillators, Audio-frequency Noise

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Miri Lavasani, S. H. (2010). Design and phase-noise modeling of temperature-compensated high frequency MEMS-CMOS reference oscillators. (Doctoral Dissertation). Georgia Tech. Retrieved from http://hdl.handle.net/1853/41096

Chicago Manual of Style (16th Edition):

Miri Lavasani, Seyed Hossein. “Design and phase-noise modeling of temperature-compensated high frequency MEMS-CMOS reference oscillators.” 2010. Doctoral Dissertation, Georgia Tech. Accessed August 23, 2017. http://hdl.handle.net/1853/41096.

MLA Handbook (7th Edition):

Miri Lavasani, Seyed Hossein. “Design and phase-noise modeling of temperature-compensated high frequency MEMS-CMOS reference oscillators.” 2010. Web. 23 Aug 2017.

Vancouver:

Miri Lavasani SH. Design and phase-noise modeling of temperature-compensated high frequency MEMS-CMOS reference oscillators. [Internet] [Doctoral dissertation]. Georgia Tech; 2010. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/1853/41096.

Council of Science Editors:

Miri Lavasani SH. Design and phase-noise modeling of temperature-compensated high frequency MEMS-CMOS reference oscillators. [Doctoral Dissertation]. Georgia Tech; 2010. Available from: http://hdl.handle.net/1853/41096


University of Minnesota

23. Sahoo, Ashish Kumar. Design and Comparison of passive component requirements of a matrix converter and voltage-source based back-to-back converter.

Degree: MS, Electrical/Computer Engineering, 2013, University of Minnesota

 A filter is required to eliminate the high frequency switching ripple present in the input current of AC/AC pulse-width modulated (PWM) converters. Design of such… (more)

Subjects/Keywords: Back-to-back converter; Filter design; Matrix converter; Pulse width modulation

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sahoo, A. K. (2013). Design and Comparison of passive component requirements of a matrix converter and voltage-source based back-to-back converter. (Masters Thesis). University of Minnesota. Retrieved from http://hdl.handle.net/11299/162391

Chicago Manual of Style (16th Edition):

Sahoo, Ashish Kumar. “Design and Comparison of passive component requirements of a matrix converter and voltage-source based back-to-back converter.” 2013. Masters Thesis, University of Minnesota. Accessed August 23, 2017. http://hdl.handle.net/11299/162391.

MLA Handbook (7th Edition):

Sahoo, Ashish Kumar. “Design and Comparison of passive component requirements of a matrix converter and voltage-source based back-to-back converter.” 2013. Web. 23 Aug 2017.

Vancouver:

Sahoo AK. Design and Comparison of passive component requirements of a matrix converter and voltage-source based back-to-back converter. [Internet] [Masters thesis]. University of Minnesota; 2013. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/11299/162391.

Council of Science Editors:

Sahoo AK. Design and Comparison of passive component requirements of a matrix converter and voltage-source based back-to-back converter. [Masters Thesis]. University of Minnesota; 2013. Available from: http://hdl.handle.net/11299/162391


EPFL

24. Favi, Claudio. Single-Photon Techniques for Standard CMOS Digital ICs.

Degree: 2011, EPFL

 The advent of single-photon detectors known as Single-Photon Avalanche Diodes in standard CMOS technology opened the way to new perspectives in integrating these ultra sensitive… (more)

Subjects/Keywords: Single-Photon Avalanche Diode (SPAD), digital CMOS; single-photon communication; photon channel capacity; Time-to-Digital Converter (TDC); single-photon imaging; photon processing; Time-Uncorrelated Photon Counting (TUPC); Time-Correlated Single-Photon Counting (TC-SPC); sensor array readout strategies; single-photon clocking; clock distribution; clock networks

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Favi, C. (2011). Single-Photon Techniques for Standard CMOS Digital ICs. (Thesis). EPFL. Retrieved from http://infoscience.epfl.ch/record/158336

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Favi, Claudio. “Single-Photon Techniques for Standard CMOS Digital ICs.” 2011. Thesis, EPFL. Accessed August 23, 2017. http://infoscience.epfl.ch/record/158336.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Favi, Claudio. “Single-Photon Techniques for Standard CMOS Digital ICs.” 2011. Web. 23 Aug 2017.

Vancouver:

Favi C. Single-Photon Techniques for Standard CMOS Digital ICs. [Internet] [Thesis]. EPFL; 2011. [cited 2017 Aug 23]. Available from: http://infoscience.epfl.ch/record/158336.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Favi C. Single-Photon Techniques for Standard CMOS Digital ICs. [Thesis]. EPFL; 2011. Available from: http://infoscience.epfl.ch/record/158336

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Pretoria

25. Opperman, Tjaart Adriaan Kruger. A 5 GHz BiCMOS I/Q VCO with 360° variable phase outputs using the vector sum method .

Degree: 2009, University of Pretoria

 This research looks into the design of an integrated in-phase/quadrature (I/Q) VCO operating at 5 GHz. The goal is to design a phase shifter that… (more)

Subjects/Keywords: Vector sum method; Variable gain amplifier; Vga; Inductor capacitor; Phase noise; Vco; Silicon germanium; Sige; Lc; Digital-to-analogue converter; Integrated circuit; Ic; Rf; Radio frequency; Local oscillator; Gilbert mixer; Bicmos; Bipolar cmos; Voltage controlled oscillator; Phase shifter; Phased array antenna; Lo; Dac; UCTD

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Opperman, T. A. K. (2009). A 5 GHz BiCMOS I/Q VCO with 360° variable phase outputs using the vector sum method . (Masters Thesis). University of Pretoria. Retrieved from http://upetd.up.ac.za/thesis/available/etd-04082009-171225/

Chicago Manual of Style (16th Edition):

Opperman, Tjaart Adriaan Kruger. “A 5 GHz BiCMOS I/Q VCO with 360° variable phase outputs using the vector sum method .” 2009. Masters Thesis, University of Pretoria. Accessed August 23, 2017. http://upetd.up.ac.za/thesis/available/etd-04082009-171225/.

MLA Handbook (7th Edition):

Opperman, Tjaart Adriaan Kruger. “A 5 GHz BiCMOS I/Q VCO with 360° variable phase outputs using the vector sum method .” 2009. Web. 23 Aug 2017.

Vancouver:

Opperman TAK. A 5 GHz BiCMOS I/Q VCO with 360° variable phase outputs using the vector sum method . [Internet] [Masters thesis]. University of Pretoria; 2009. [cited 2017 Aug 23]. Available from: http://upetd.up.ac.za/thesis/available/etd-04082009-171225/.

Council of Science Editors:

Opperman TAK. A 5 GHz BiCMOS I/Q VCO with 360° variable phase outputs using the vector sum method . [Masters Thesis]. University of Pretoria; 2009. Available from: http://upetd.up.ac.za/thesis/available/etd-04082009-171225/


University of Oulu

26. Mäntyniemi, A. (Antti). An integrated CMOS high precision time-to-digital converter based on stabilised three-stage delay line interpolation.

Degree: 2004, University of Oulu

 Abstract This thesis describes the development of a high precision time-to-digital converter (TDC) in which the conversion is based on a counter and three-stage stabilised… (more)

Subjects/Keywords: CMOS integrated circuits; TDC; delay-locked loop; digital delay lines; interpolation; picosecond resolution; time interval measurement; time-to-digital converter

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Mäntyniemi, A. (. (2004). An integrated CMOS high precision time-to-digital converter based on stabilised three-stage delay line interpolation. (Doctoral Dissertation). University of Oulu. Retrieved from http://urn.fi/urn:isbn:951427461X

Chicago Manual of Style (16th Edition):

Mäntyniemi, A (Antti). “An integrated CMOS high precision time-to-digital converter based on stabilised three-stage delay line interpolation.” 2004. Doctoral Dissertation, University of Oulu. Accessed August 23, 2017. http://urn.fi/urn:isbn:951427461X.

MLA Handbook (7th Edition):

Mäntyniemi, A (Antti). “An integrated CMOS high precision time-to-digital converter based on stabilised three-stage delay line interpolation.” 2004. Web. 23 Aug 2017.

Vancouver:

Mäntyniemi A(. An integrated CMOS high precision time-to-digital converter based on stabilised three-stage delay line interpolation. [Internet] [Doctoral dissertation]. University of Oulu; 2004. [cited 2017 Aug 23]. Available from: http://urn.fi/urn:isbn:951427461X.

Council of Science Editors:

Mäntyniemi A(. An integrated CMOS high precision time-to-digital converter based on stabilised three-stage delay line interpolation. [Doctoral Dissertation]. University of Oulu; 2004. Available from: http://urn.fi/urn:isbn:951427461X


Delft University of Technology

27. Wang, G. CMOS bandgap references and temperature sensors and their applications.

Degree: 2005, Delft University of Technology

 Two main parts have been presented in this thesis: device characterization and circuit. In integrated bandgap references and temperature sensors, the IC(VBE, characteristics of bipolar… (more)

Subjects/Keywords: CMOS technology; substrate bipolar transistors; temperature sensor; bandgap reference; voltage-to-period converter; three signal auto-calibration; dynamic element matching

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wang, G. (2005). CMOS bandgap references and temperature sensors and their applications. (Doctoral Dissertation). Delft University of Technology. Retrieved from http://resolver.tudelft.nl/uuid:cc957424-7611-4dd5-b84c-91ee9b1283d0 ; urn:NBN:nl:ui:24-uuid:cc957424-7611-4dd5-b84c-91ee9b1283d0 ; uuid:cc957424-7611-4dd5-b84c-91ee9b1283d0 ; urn:isbn:90-9018727-8

Chicago Manual of Style (16th Edition):

Wang, G. “CMOS bandgap references and temperature sensors and their applications.” 2005. Doctoral Dissertation, Delft University of Technology. Accessed August 23, 2017. http://resolver.tudelft.nl/uuid:cc957424-7611-4dd5-b84c-91ee9b1283d0 ; urn:NBN:nl:ui:24-uuid:cc957424-7611-4dd5-b84c-91ee9b1283d0 ; uuid:cc957424-7611-4dd5-b84c-91ee9b1283d0 ; urn:isbn:90-9018727-8.

MLA Handbook (7th Edition):

Wang, G. “CMOS bandgap references and temperature sensors and their applications.” 2005. Web. 23 Aug 2017.

Vancouver:

Wang G. CMOS bandgap references and temperature sensors and their applications. [Internet] [Doctoral dissertation]. Delft University of Technology; 2005. [cited 2017 Aug 23]. Available from: http://resolver.tudelft.nl/uuid:cc957424-7611-4dd5-b84c-91ee9b1283d0 ; urn:NBN:nl:ui:24-uuid:cc957424-7611-4dd5-b84c-91ee9b1283d0 ; uuid:cc957424-7611-4dd5-b84c-91ee9b1283d0 ; urn:isbn:90-9018727-8.

Council of Science Editors:

Wang G. CMOS bandgap references and temperature sensors and their applications. [Doctoral Dissertation]. Delft University of Technology; 2005. Available from: http://resolver.tudelft.nl/uuid:cc957424-7611-4dd5-b84c-91ee9b1283d0 ; urn:NBN:nl:ui:24-uuid:cc957424-7611-4dd5-b84c-91ee9b1283d0 ; uuid:cc957424-7611-4dd5-b84c-91ee9b1283d0 ; urn:isbn:90-9018727-8


Cornell University

28. Mukhopadhyay, Ishita. Variation Tolerant Calibration Circuits For High Performance I/O .

Degree: 2015, Cornell University

 Continuous scaling of CMOS processes leads to increasing integration of digital and analog subsystems on one chip. But the impact of process variation on these… (more)

Subjects/Keywords: digital to analog converter; process variation; calibration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Mukhopadhyay, I. (2015). Variation Tolerant Calibration Circuits For High Performance I/O . (Thesis). Cornell University. Retrieved from http://hdl.handle.net/1813/39348

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Mukhopadhyay, Ishita. “Variation Tolerant Calibration Circuits For High Performance I/O .” 2015. Thesis, Cornell University. Accessed August 23, 2017. http://hdl.handle.net/1813/39348.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Mukhopadhyay, Ishita. “Variation Tolerant Calibration Circuits For High Performance I/O .” 2015. Web. 23 Aug 2017.

Vancouver:

Mukhopadhyay I. Variation Tolerant Calibration Circuits For High Performance I/O . [Internet] [Thesis]. Cornell University; 2015. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/1813/39348.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Mukhopadhyay I. Variation Tolerant Calibration Circuits For High Performance I/O . [Thesis]. Cornell University; 2015. Available from: http://hdl.handle.net/1813/39348

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of British Columbia

29. Sheikhaei, Samad. A 43mW single-channel 4GS/s 4-bit flash ADC IN 0.18um CMOS .

Degree: 2008, University of British Columbia

 The continued speed improvement of serial links and appearance of new communication technologies, such as ultra wideband (UWB), have introduced increasing demands on the speed… (more)

Subjects/Keywords: Analog-to-digital converter; Flash ADC

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sheikhaei, S. (2008). A 43mW single-channel 4GS/s 4-bit flash ADC IN 0.18um CMOS . (Thesis). University of British Columbia. Retrieved from http://hdl.handle.net/2429/2746

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Sheikhaei, Samad. “A 43mW single-channel 4GS/s 4-bit flash ADC IN 0.18um CMOS .” 2008. Thesis, University of British Columbia. Accessed August 23, 2017. http://hdl.handle.net/2429/2746.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Sheikhaei, Samad. “A 43mW single-channel 4GS/s 4-bit flash ADC IN 0.18um CMOS .” 2008. Web. 23 Aug 2017.

Vancouver:

Sheikhaei S. A 43mW single-channel 4GS/s 4-bit flash ADC IN 0.18um CMOS . [Internet] [Thesis]. University of British Columbia; 2008. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/2429/2746.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Sheikhaei S. A 43mW single-channel 4GS/s 4-bit flash ADC IN 0.18um CMOS . [Thesis]. University of British Columbia; 2008. Available from: http://hdl.handle.net/2429/2746

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Oregon State University

30. Shen, Weilun. Low-power double-sampled delta-sigma modulator for broadband applications.

Degree: PhD, Electrical and Computer Engineering, 2010, Oregon State University

 High speed and high resolution analog-to-digital converter is a key building block for broadband wireless communications, high definition video applications, medical images and so on.… (more)

Subjects/Keywords: Analog-to-Digital Converter; Modulators (Electronics)

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Shen, W. (2010). Low-power double-sampled delta-sigma modulator for broadband applications. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/17568

Chicago Manual of Style (16th Edition):

Shen, Weilun. “Low-power double-sampled delta-sigma modulator for broadband applications.” 2010. Doctoral Dissertation, Oregon State University. Accessed August 23, 2017. http://hdl.handle.net/1957/17568.

MLA Handbook (7th Edition):

Shen, Weilun. “Low-power double-sampled delta-sigma modulator for broadband applications.” 2010. Web. 23 Aug 2017.

Vancouver:

Shen W. Low-power double-sampled delta-sigma modulator for broadband applications. [Internet] [Doctoral dissertation]. Oregon State University; 2010. [cited 2017 Aug 23]. Available from: http://hdl.handle.net/1957/17568.

Council of Science Editors:

Shen W. Low-power double-sampled delta-sigma modulator for broadband applications. [Doctoral Dissertation]. Oregon State University; 2010. Available from: http://hdl.handle.net/1957/17568

[1] [2] [3] [4] [5] … [668]

.