Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

You searched for subject:(BEOL fracture). One record found.

Search Limiters

Last 2 Years | English Only

No search limiters apply to these results.

▼ Search Limiters


Georgia Tech

1. Raghavan, Sathyanarayanan. Experimental and theoretical study of on-chip back-end-of-line (BEOL) stack fracture during flip-chip reflow assembly.

Degree: PhD, Mechanical Engineering, 2014, Georgia Tech

With continued feature size reduction in microelectronics and with more than a billion transistors on a single integrated circuit (IC), on-chip interconnection has become a challenge in terms of processing-, electrical-, thermal-, and mechanical perspective. Today’s high-performance ICs have on-chip back-end-of-line (BEOL) layers that consist of copper traces and vias interspersed with low-k dielectric materials. These layers have thicknesses in the range of 100 nm near the transistors and 1000 nm away from the transistors close to the solder bumps. In such BEOL layered stacks, cracking and/or delamination is a common failure mode due to the low mechanical and adhesive strength of the dielectric materials as well as due to high thermally-induced stresses. However, there are no available cohesive zone models and parameters to study such interfacial cracks in sub-micron thick microelectronic layers. This work focuses on developing framework based on cohesive zone modeling approach to study interfacial delamination in sub-micron thick layers. Such a framework is then successfully applied to predict microelectronic device reliability. As intentionally creating pre-fabricated cracks in such interfaces is difficult, this work examines a combination of four-point bend and double-cantilever beam tests to create initial cracks and to develop cohesive zone parameters over a range of mode-mixity. Similarly, a combination of four-point bend and end-notch flexure tests is used to cover additional range of mode-mixity. In these tests, silicon wafers obtained from wafer foundry are used for experimental characterization. The developed parameters are then used in actual microelectronic device to predict the onset and propagation of crack, and the results from such predictions are successfully validated with experimental data. In addition, nanoindenter-based shear test technique designed specifically for this study is demonstrated. The new test technique can address different mode mixities compared to the other interfacial fracture characterization tests, is sensitive to capture the change in fracture parameter due to changes in local trace pattern variations around the vicinity of bump and the test mimics the forces experienced by the bump during flip-chip assembly reflow process. Through this experimental and theoretical modeling research, guidelines are also developed for the reliable design of BEOL stacks for current and next-generation microelectronic devices. Advisors/Committee Members: Sitaraman, Suresh (advisor), Graham, Samuel (committee member), Pierron, Olivier (committee member), Brand, Oliver (committee member), Muhlstein, Christopher L. (committee member).

Subjects/Keywords: DCB; BEOL fracture; Ultra low-k fracture;

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Raghavan, S. (2014). Experimental and theoretical study of on-chip back-end-of-line (BEOL) stack fracture during flip-chip reflow assembly. (Doctoral Dissertation). Georgia Tech. Retrieved from http://hdl.handle.net/1853/54298

Chicago Manual of Style (16th Edition):

Raghavan, Sathyanarayanan. “Experimental and theoretical study of on-chip back-end-of-line (BEOL) stack fracture during flip-chip reflow assembly.” 2014. Doctoral Dissertation, Georgia Tech. Accessed June 19, 2019. http://hdl.handle.net/1853/54298.

MLA Handbook (7th Edition):

Raghavan, Sathyanarayanan. “Experimental and theoretical study of on-chip back-end-of-line (BEOL) stack fracture during flip-chip reflow assembly.” 2014. Web. 19 Jun 2019.

Vancouver:

Raghavan S. Experimental and theoretical study of on-chip back-end-of-line (BEOL) stack fracture during flip-chip reflow assembly. [Internet] [Doctoral dissertation]. Georgia Tech; 2014. [cited 2019 Jun 19]. Available from: http://hdl.handle.net/1853/54298.

Council of Science Editors:

Raghavan S. Experimental and theoretical study of on-chip back-end-of-line (BEOL) stack fracture during flip-chip reflow assembly. [Doctoral Dissertation]. Georgia Tech; 2014. Available from: http://hdl.handle.net/1853/54298

.