Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

Level: masters

You searched for subject:(Analog to digital converters). Showing records 1 – 30 of 7761 total matches.

[1] [2] [3] [4] [5] … [259]

Search Limiters

Last 2 Years | English Only

Degrees

Languages

Country

▼ Search Limiters


Oregon State University

1. Wang, Jingguang. Techniques for improving timing accuracy of multi-gigahertz track/hold circuits.

Degree: MS, Electrical and Computer Engineering, 2008, Oregon State University

 Multi-Gigahertz sampling rate Analog-to-Digital Converters (ADC) with 5-8 bits resolution are used in many signal communication applications. Unfortunately, the performance of the high speed ADC… (more)

Subjects/Keywords: ADC; Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wang, J. (2008). Techniques for improving timing accuracy of multi-gigahertz track/hold circuits. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/10041

Chicago Manual of Style (16th Edition):

Wang, Jingguang. “Techniques for improving timing accuracy of multi-gigahertz track/hold circuits.” 2008. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/10041.

MLA Handbook (7th Edition):

Wang, Jingguang. “Techniques for improving timing accuracy of multi-gigahertz track/hold circuits.” 2008. Web. 22 Oct 2019.

Vancouver:

Wang J. Techniques for improving timing accuracy of multi-gigahertz track/hold circuits. [Internet] [Masters thesis]. Oregon State University; 2008. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/10041.

Council of Science Editors:

Wang J. Techniques for improving timing accuracy of multi-gigahertz track/hold circuits. [Masters Thesis]. Oregon State University; 2008. Available from: http://hdl.handle.net/1957/10041


Oregon State University

2. Tong, Tao. Design techniques for successive approximation register analog-to-digital converters.

Degree: MS, Electrical and Computer Engineering, 2011, Oregon State University

 Successive approximation register analog-to-digital converters (SAR ADCs) have been widely used for medium-speed, medium-resolution applications due to their excellent power efficiency and digital compatibility. Recently,… (more)

Subjects/Keywords: analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tong, T. (2011). Design techniques for successive approximation register analog-to-digital converters. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/22662

Chicago Manual of Style (16th Edition):

Tong, Tao. “Design techniques for successive approximation register analog-to-digital converters.” 2011. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/22662.

MLA Handbook (7th Edition):

Tong, Tao. “Design techniques for successive approximation register analog-to-digital converters.” 2011. Web. 22 Oct 2019.

Vancouver:

Tong T. Design techniques for successive approximation register analog-to-digital converters. [Internet] [Masters thesis]. Oregon State University; 2011. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/22662.

Council of Science Editors:

Tong T. Design techniques for successive approximation register analog-to-digital converters. [Masters Thesis]. Oregon State University; 2011. Available from: http://hdl.handle.net/1957/22662


Dalhousie University

3. D'souza, Rowena Joan. Mismatch Calibration of Time-Interleaved Digital-to-Analog Converters.

Degree: Master of Applied Science, Department of Electrical & Computer Engineering, 2010, Dalhousie University

 This thesis presents a stable technique for distribution of data in Time Interleaved Digital-to-Analog Converters (TIDAC) that allows usage of the entire Nyquist bandwidth. The… (more)

Subjects/Keywords: Digital-to-analog converters; Time-interleaving

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

D'souza, R. J. (2010). Mismatch Calibration of Time-Interleaved Digital-to-Analog Converters. (Masters Thesis). Dalhousie University. Retrieved from http://hdl.handle.net/10222/12994

Chicago Manual of Style (16th Edition):

D'souza, Rowena Joan. “Mismatch Calibration of Time-Interleaved Digital-to-Analog Converters.” 2010. Masters Thesis, Dalhousie University. Accessed October 22, 2019. http://hdl.handle.net/10222/12994.

MLA Handbook (7th Edition):

D'souza, Rowena Joan. “Mismatch Calibration of Time-Interleaved Digital-to-Analog Converters.” 2010. Web. 22 Oct 2019.

Vancouver:

D'souza RJ. Mismatch Calibration of Time-Interleaved Digital-to-Analog Converters. [Internet] [Masters thesis]. Dalhousie University; 2010. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/10222/12994.

Council of Science Editors:

D'souza RJ. Mismatch Calibration of Time-Interleaved Digital-to-Analog Converters. [Masters Thesis]. Dalhousie University; 2010. Available from: http://hdl.handle.net/10222/12994


Oregon State University

4. Leung, Jerry. Data driven optimization in SAR ADC.

Degree: MS, Electrical and Computer Engineering, 2014, Oregon State University

 Recent publications show that successive approximation register (SAR) analog to digital converters (ADC) are capable of achieving high efficiency over other ADC topologies. Furthermore, techniques… (more)

Subjects/Keywords: SAR; Successive approximation analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Leung, J. (2014). Data driven optimization in SAR ADC. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/54631

Chicago Manual of Style (16th Edition):

Leung, Jerry. “Data driven optimization in SAR ADC.” 2014. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/54631.

MLA Handbook (7th Edition):

Leung, Jerry. “Data driven optimization in SAR ADC.” 2014. Web. 22 Oct 2019.

Vancouver:

Leung J. Data driven optimization in SAR ADC. [Internet] [Masters thesis]. Oregon State University; 2014. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/54631.

Council of Science Editors:

Leung J. Data driven optimization in SAR ADC. [Masters Thesis]. Oregon State University; 2014. Available from: http://hdl.handle.net/1957/54631


Oregon State University

5. Gao, Xiaoran. A survey on continuous-time modulators : theory, designs and implementations.

Degree: MS, Electrical and Computer Engineering, 2008, Oregon State University

 Recently, delta-sigma modulation has become a widely applied technique for high-performance analog-to-digital conversion of narrow-band signals. Most of the early designs used discrete-time structure for… (more)

Subjects/Keywords: Delta-Sigma; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Gao, X. (2008). A survey on continuous-time modulators : theory, designs and implementations. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/8386

Chicago Manual of Style (16th Edition):

Gao, Xiaoran. “A survey on continuous-time modulators : theory, designs and implementations.” 2008. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/8386.

MLA Handbook (7th Edition):

Gao, Xiaoran. “A survey on continuous-time modulators : theory, designs and implementations.” 2008. Web. 22 Oct 2019.

Vancouver:

Gao X. A survey on continuous-time modulators : theory, designs and implementations. [Internet] [Masters thesis]. Oregon State University; 2008. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/8386.

Council of Science Editors:

Gao X. A survey on continuous-time modulators : theory, designs and implementations. [Masters Thesis]. Oregon State University; 2008. Available from: http://hdl.handle.net/1957/8386


Oregon State University

6. Sharma, Vivek. Generalized radix design techniques for low-power, low voltage pipelined and cyclic analog-digital converters.

Degree: MS, Electrical and Computer Engineering, 2004, Oregon State University

 This thesis proposes a novel technique for the design of pipelined and cyclic ADCs utilizing generalized radix gain stages. Several models have been proposed for… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sharma, V. (2004). Generalized radix design techniques for low-power, low voltage pipelined and cyclic analog-digital converters. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/10218

Chicago Manual of Style (16th Edition):

Sharma, Vivek. “Generalized radix design techniques for low-power, low voltage pipelined and cyclic analog-digital converters.” 2004. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/10218.

MLA Handbook (7th Edition):

Sharma, Vivek. “Generalized radix design techniques for low-power, low voltage pipelined and cyclic analog-digital converters.” 2004. Web. 22 Oct 2019.

Vancouver:

Sharma V. Generalized radix design techniques for low-power, low voltage pipelined and cyclic analog-digital converters. [Internet] [Masters thesis]. Oregon State University; 2004. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/10218.

Council of Science Editors:

Sharma V. Generalized radix design techniques for low-power, low voltage pipelined and cyclic analog-digital converters. [Masters Thesis]. Oregon State University; 2004. Available from: http://hdl.handle.net/1957/10218


Oregon State University

7. Yoo, Kiseok. OP-AMP free SC biquad LPF and delta-sigma ADC.

Degree: MS, Electrical and Computer Engineering, 2003, Oregon State University

 The objective of this work is to explore the feasibility of replacing conventional op-amps with inverters in switched-capacitor (SC) circuits. In order to verify the… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yoo, K. (2003). OP-AMP free SC biquad LPF and delta-sigma ADC. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/11729

Chicago Manual of Style (16th Edition):

Yoo, Kiseok. “OP-AMP free SC biquad LPF and delta-sigma ADC.” 2003. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/11729.

MLA Handbook (7th Edition):

Yoo, Kiseok. “OP-AMP free SC biquad LPF and delta-sigma ADC.” 2003. Web. 22 Oct 2019.

Vancouver:

Yoo K. OP-AMP free SC biquad LPF and delta-sigma ADC. [Internet] [Masters thesis]. Oregon State University; 2003. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/11729.

Council of Science Editors:

Yoo K. OP-AMP free SC biquad LPF and delta-sigma ADC. [Masters Thesis]. Oregon State University; 2003. Available from: http://hdl.handle.net/1957/11729


Oregon State University

8. Myers, Charles Grant. Design of high-performance pipeline analog-to-digital converters in low-voltage processes.

Degree: MS, Electrical and Computer Engineering, 2005, Oregon State University

 Pipeline analog-to-digital converters (ADCs) have long been used in high-speed systems for power-efficient data conversion. Broadband communication and video processing systems are placing high demands… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Myers, C. G. (2005). Design of high-performance pipeline analog-to-digital converters in low-voltage processes. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/11725

Chicago Manual of Style (16th Edition):

Myers, Charles Grant. “Design of high-performance pipeline analog-to-digital converters in low-voltage processes.” 2005. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/11725.

MLA Handbook (7th Edition):

Myers, Charles Grant. “Design of high-performance pipeline analog-to-digital converters in low-voltage processes.” 2005. Web. 22 Oct 2019.

Vancouver:

Myers CG. Design of high-performance pipeline analog-to-digital converters in low-voltage processes. [Internet] [Masters thesis]. Oregon State University; 2005. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/11725.

Council of Science Editors:

Myers CG. Design of high-performance pipeline analog-to-digital converters in low-voltage processes. [Masters Thesis]. Oregon State University; 2005. Available from: http://hdl.handle.net/1957/11725


Oregon State University

9. Greenley, Brandon Royce. Area efficient D/A converters for accurate DC operation.

Degree: MS, Electrical and Computer Engineering, 2001, Oregon State University

 The design of mixed-signal integrated circuits has evolved from simple analog and digital circuits operating on the same silicon substrate to the point that now… (more)

Subjects/Keywords: Digital-to-analog converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Greenley, B. R. (2001). Area efficient D/A converters for accurate DC operation. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/30129

Chicago Manual of Style (16th Edition):

Greenley, Brandon Royce. “Area efficient D/A converters for accurate DC operation.” 2001. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/30129.

MLA Handbook (7th Edition):

Greenley, Brandon Royce. “Area efficient D/A converters for accurate DC operation.” 2001. Web. 22 Oct 2019.

Vancouver:

Greenley BR. Area efficient D/A converters for accurate DC operation. [Internet] [Masters thesis]. Oregon State University; 2001. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/30129.

Council of Science Editors:

Greenley BR. Area efficient D/A converters for accurate DC operation. [Masters Thesis]. Oregon State University; 2001. Available from: http://hdl.handle.net/1957/30129


Oregon State University

10. Kuo, Ming-Hung. Low-power high-linearity digital-to-analog converters.

Degree: MS, Electrical and Computer Engineering, 2012, Oregon State University

 In this thesis work, a design of 14-bit, 20MS/s segmented digital-to-analog converter (DAC) is presented. The segmented DAC uses switched-capacitor configuration to implement 8 (LSB)… (more)

Subjects/Keywords: DAC; Digital-to-analog converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kuo, M. (2012). Low-power high-linearity digital-to-analog converters. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/28313

Chicago Manual of Style (16th Edition):

Kuo, Ming-Hung. “Low-power high-linearity digital-to-analog converters.” 2012. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/28313.

MLA Handbook (7th Edition):

Kuo, Ming-Hung. “Low-power high-linearity digital-to-analog converters.” 2012. Web. 22 Oct 2019.

Vancouver:

Kuo M. Low-power high-linearity digital-to-analog converters. [Internet] [Masters thesis]. Oregon State University; 2012. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/28313.

Council of Science Editors:

Kuo M. Low-power high-linearity digital-to-analog converters. [Masters Thesis]. Oregon State University; 2012. Available from: http://hdl.handle.net/1957/28313


Oregon State University

11. Wu, Lei. Low-voltage pipeline A/D converter.

Degree: MS, Electrical and Computer Engineering, 1999, Oregon State University

 Continuous process scale-down and emerging markets for low-power/low-voltage mobile systems call for low-voltage analog integrated circuits. Switched-capacitor (SC) circuits are the building blocks for analog(more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wu, L. (1999). Low-voltage pipeline A/D converter. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/33270

Chicago Manual of Style (16th Edition):

Wu, Lei. “Low-voltage pipeline A/D converter.” 1999. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/33270.

MLA Handbook (7th Edition):

Wu, Lei. “Low-voltage pipeline A/D converter.” 1999. Web. 22 Oct 2019.

Vancouver:

Wu L. Low-voltage pipeline A/D converter. [Internet] [Masters thesis]. Oregon State University; 1999. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/33270.

Council of Science Editors:

Wu L. Low-voltage pipeline A/D converter. [Masters Thesis]. Oregon State University; 1999. Available from: http://hdl.handle.net/1957/33270


Oregon State University

12. Hayward, Roger D. Improving a sampled-data circuit simulator for Delta-Sigma modulator design.

Degree: MS, Electrical and Computer Engineering, 1992, Oregon State University

 Delta-Sigma Modulator-based Analog-to-Digital converter design is an active area of research. New topologies require extensive simulations to verify their performance. A series of improvements were… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hayward, R. D. (1992). Improving a sampled-data circuit simulator for Delta-Sigma modulator design. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/36732

Chicago Manual of Style (16th Edition):

Hayward, Roger D. “Improving a sampled-data circuit simulator for Delta-Sigma modulator design.” 1992. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/36732.

MLA Handbook (7th Edition):

Hayward, Roger D. “Improving a sampled-data circuit simulator for Delta-Sigma modulator design.” 1992. Web. 22 Oct 2019.

Vancouver:

Hayward RD. Improving a sampled-data circuit simulator for Delta-Sigma modulator design. [Internet] [Masters thesis]. Oregon State University; 1992. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/36732.

Council of Science Editors:

Hayward RD. Improving a sampled-data circuit simulator for Delta-Sigma modulator design. [Masters Thesis]. Oregon State University; 1992. Available from: http://hdl.handle.net/1957/36732


Oregon State University

13. Zahl, Eric L. Resolution enhancement of analog-to-digital converters through computationally simple digital filtering.

Degree: MS, Electrical and Computer Engineering, 1989, Oregon State University

 The resolution of analog-to-digital converters can be distinguished as absolute resolution, or average resolution. This study reviews average resolution enhancement techniques and proposes a method… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zahl, E. L. (1989). Resolution enhancement of analog-to-digital converters through computationally simple digital filtering. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/39865

Chicago Manual of Style (16th Edition):

Zahl, Eric L. “Resolution enhancement of analog-to-digital converters through computationally simple digital filtering.” 1989. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/39865.

MLA Handbook (7th Edition):

Zahl, Eric L. “Resolution enhancement of analog-to-digital converters through computationally simple digital filtering.” 1989. Web. 22 Oct 2019.

Vancouver:

Zahl EL. Resolution enhancement of analog-to-digital converters through computationally simple digital filtering. [Internet] [Masters thesis]. Oregon State University; 1989. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/39865.

Council of Science Editors:

Zahl EL. Resolution enhancement of analog-to-digital converters through computationally simple digital filtering. [Masters Thesis]. Oregon State University; 1989. Available from: http://hdl.handle.net/1957/39865


Oregon State University

14. Coe, Matthew T. Digital implementation of a mismatch-shaping successive-approximation ADC.

Degree: MS, Electrical and Computer Engineering, 2001, Oregon State University

 Utilizing a two-capacitor topology, the digital implementation of an audio-band successive-approximation analog-to-digital converter (ADC) is explored in the context of mismatch-shaping where the mismatch estimates… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Coe, M. T. (2001). Digital implementation of a mismatch-shaping successive-approximation ADC. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/31137

Chicago Manual of Style (16th Edition):

Coe, Matthew T. “Digital implementation of a mismatch-shaping successive-approximation ADC.” 2001. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/31137.

MLA Handbook (7th Edition):

Coe, Matthew T. “Digital implementation of a mismatch-shaping successive-approximation ADC.” 2001. Web. 22 Oct 2019.

Vancouver:

Coe MT. Digital implementation of a mismatch-shaping successive-approximation ADC. [Internet] [Masters thesis]. Oregon State University; 2001. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/31137.

Council of Science Editors:

Coe MT. Digital implementation of a mismatch-shaping successive-approximation ADC. [Masters Thesis]. Oregon State University; 2001. Available from: http://hdl.handle.net/1957/31137


Oregon State University

15. Chennam, Madhusudhan. Design of current-mode track and hold circuits.

Degree: MS, Electrical and Computer Engineering, 2002, Oregon State University

 A differential current-mode track-and-hold (T/H) amplifier is used to sample an analog input signal. A new closed-loop current-mode architecture has been developed that overcomes the… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chennam, M. (2002). Design of current-mode track and hold circuits. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/32062

Chicago Manual of Style (16th Edition):

Chennam, Madhusudhan. “Design of current-mode track and hold circuits.” 2002. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/32062.

MLA Handbook (7th Edition):

Chennam, Madhusudhan. “Design of current-mode track and hold circuits.” 2002. Web. 22 Oct 2019.

Vancouver:

Chennam M. Design of current-mode track and hold circuits. [Internet] [Masters thesis]. Oregon State University; 2002. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/32062.

Council of Science Editors:

Chennam M. Design of current-mode track and hold circuits. [Masters Thesis]. Oregon State University; 2002. Available from: http://hdl.handle.net/1957/32062


Oregon State University

16. Yun, Chong Kyu. 20-stage pipelined ADC with radix-based calibration.

Degree: MS, Electrical and Computer Engineering, 2002, Oregon State University

 A radix-based calibration technique was previously proposed with a two-stage algorithmic analog-to-digital converter (ADC). The objective of this work is to verify the capability of… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yun, C. K. (2002). 20-stage pipelined ADC with radix-based calibration. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/32132

Chicago Manual of Style (16th Edition):

Yun, Chong Kyu. “20-stage pipelined ADC with radix-based calibration.” 2002. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/32132.

MLA Handbook (7th Edition):

Yun, Chong Kyu. “20-stage pipelined ADC with radix-based calibration.” 2002. Web. 22 Oct 2019.

Vancouver:

Yun CK. 20-stage pipelined ADC with radix-based calibration. [Internet] [Masters thesis]. Oregon State University; 2002. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/32132.

Council of Science Editors:

Yun CK. 20-stage pipelined ADC with radix-based calibration. [Masters Thesis]. Oregon State University; 2002. Available from: http://hdl.handle.net/1957/32132


Oregon State University

17. Zheng, Zhiliang. Low power high resolution data converter in digital CMOS technology.

Degree: MS, Electrical and Computer Engineering, 1999, Oregon State University

 The advance of digital IC technology has been very fast, as shown by rapid development of DSP, digital communication and digital VLSI. Within electronic signal… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zheng, Z. (1999). Low power high resolution data converter in digital CMOS technology. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/33633

Chicago Manual of Style (16th Edition):

Zheng, Zhiliang. “Low power high resolution data converter in digital CMOS technology.” 1999. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/33633.

MLA Handbook (7th Edition):

Zheng, Zhiliang. “Low power high resolution data converter in digital CMOS technology.” 1999. Web. 22 Oct 2019.

Vancouver:

Zheng Z. Low power high resolution data converter in digital CMOS technology. [Internet] [Masters thesis]. Oregon State University; 1999. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/33633.

Council of Science Editors:

Zheng Z. Low power high resolution data converter in digital CMOS technology. [Masters Thesis]. Oregon State University; 1999. Available from: http://hdl.handle.net/1957/33633


Oregon State University

18. Hudson, William Forrest, 1971-. Experimental verification of a mismatch-shaping DAC.

Degree: MS, Electrical and Computer Engineering, 1997, Oregon State University

 Delta-sigma data converters have gained popularity in both analog-to-digital and digital-to-analog converters (ADCs and DACs) due to their simplicity, high linearity and immunity to many… (more)

Subjects/Keywords: Digital-to-analog converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hudson, William Forrest, 1. (1997). Experimental verification of a mismatch-shaping DAC. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/33999

Chicago Manual of Style (16th Edition):

Hudson, William Forrest, 1971-. “Experimental verification of a mismatch-shaping DAC.” 1997. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/33999.

MLA Handbook (7th Edition):

Hudson, William Forrest, 1971-. “Experimental verification of a mismatch-shaping DAC.” 1997. Web. 22 Oct 2019.

Vancouver:

Hudson, William Forrest 1. Experimental verification of a mismatch-shaping DAC. [Internet] [Masters thesis]. Oregon State University; 1997. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/33999.

Council of Science Editors:

Hudson, William Forrest 1. Experimental verification of a mismatch-shaping DAC. [Masters Thesis]. Oregon State University; 1997. Available from: http://hdl.handle.net/1957/33999


Oregon State University

19. Parthasarathy, Priya. Optimum quantization for the adaptive loops in MDFE.

Degree: MS, Electrical and Computer Engineering, 1997, Oregon State University

 Multi-level decision feedback equalization (MDFE) is a sampled signal processing technique for data recovery from magnetic recording channels which use the 2/3(1,7) run length limited… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Parthasarathy, P. (1997). Optimum quantization for the adaptive loops in MDFE. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/34169

Chicago Manual of Style (16th Edition):

Parthasarathy, Priya. “Optimum quantization for the adaptive loops in MDFE.” 1997. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/34169.

MLA Handbook (7th Edition):

Parthasarathy, Priya. “Optimum quantization for the adaptive loops in MDFE.” 1997. Web. 22 Oct 2019.

Vancouver:

Parthasarathy P. Optimum quantization for the adaptive loops in MDFE. [Internet] [Masters thesis]. Oregon State University; 1997. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/34169.

Council of Science Editors:

Parthasarathy P. Optimum quantization for the adaptive loops in MDFE. [Masters Thesis]. Oregon State University; 1997. Available from: http://hdl.handle.net/1957/34169


Oregon State University

20. Dalal, Vineet R. A switched-current bandpass delta-sigma modulator.

Degree: MS, Electrical and Computer Engineering, 1993, Oregon State University

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Dalal, V. R. (1993). A switched-current bandpass delta-sigma modulator. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/35637

Chicago Manual of Style (16th Edition):

Dalal, Vineet R. “A switched-current bandpass delta-sigma modulator.” 1993. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/35637.

MLA Handbook (7th Edition):

Dalal, Vineet R. “A switched-current bandpass delta-sigma modulator.” 1993. Web. 22 Oct 2019.

Vancouver:

Dalal VR. A switched-current bandpass delta-sigma modulator. [Internet] [Masters thesis]. Oregon State University; 1993. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/35637.

Council of Science Editors:

Dalal VR. A switched-current bandpass delta-sigma modulator. [Masters Thesis]. Oregon State University; 1993. Available from: http://hdl.handle.net/1957/35637


Oregon State University

21. Chen, Chao-Yin. The design of a postfilter for a delta-sigma digital-to-analog converter.

Degree: MS, Electrical and Computer Engineering, 1993, Oregon State University

Subjects/Keywords: Digital-to-analog converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chen, C. (1993). The design of a postfilter for a delta-sigma digital-to-analog converter. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/35732

Chicago Manual of Style (16th Edition):

Chen, Chao-Yin. “The design of a postfilter for a delta-sigma digital-to-analog converter.” 1993. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/35732.

MLA Handbook (7th Edition):

Chen, Chao-Yin. “The design of a postfilter for a delta-sigma digital-to-analog converter.” 1993. Web. 22 Oct 2019.

Vancouver:

Chen C. The design of a postfilter for a delta-sigma digital-to-analog converter. [Internet] [Masters thesis]. Oregon State University; 1993. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/35732.

Council of Science Editors:

Chen C. The design of a postfilter for a delta-sigma digital-to-analog converter. [Masters Thesis]. Oregon State University; 1993. Available from: http://hdl.handle.net/1957/35732


Oregon State University

22. Maleki, Mohammad. Current-mode flash analog-to-digital converter.

Degree: MS, Electrical and Computer Engineering, 1992, Oregon State University

 This thesis describes the development of a flash analog-to-digital converter based on current-mode technique. The advantages of current -mode technique are higher speed, smaller chip… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Maleki, M. (1992). Current-mode flash analog-to-digital converter. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/37347

Chicago Manual of Style (16th Edition):

Maleki, Mohammad. “Current-mode flash analog-to-digital converter.” 1992. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/37347.

MLA Handbook (7th Edition):

Maleki, Mohammad. “Current-mode flash analog-to-digital converter.” 1992. Web. 22 Oct 2019.

Vancouver:

Maleki M. Current-mode flash analog-to-digital converter. [Internet] [Masters thesis]. Oregon State University; 1992. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/37347.

Council of Science Editors:

Maleki M. Current-mode flash analog-to-digital converter. [Masters Thesis]. Oregon State University; 1992. Available from: http://hdl.handle.net/1957/37347


Oregon State University

23. Abdennadher, Salem. Adaptive correction techniques for delta-sigma A/D converters.

Degree: MS, Electrical and Computer Engineering, 1992, Oregon State University

 Oversampling analog-to-digital and digital-to-analog converters are gaining more popularity in many signal processing applications. Delta-sigma modulators are used in practical applications of oversampling systems because… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Abdennadher, S. (1992). Adaptive correction techniques for delta-sigma A/D converters. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/36199

Chicago Manual of Style (16th Edition):

Abdennadher, Salem. “Adaptive correction techniques for delta-sigma A/D converters.” 1992. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/36199.

MLA Handbook (7th Edition):

Abdennadher, Salem. “Adaptive correction techniques for delta-sigma A/D converters.” 1992. Web. 22 Oct 2019.

Vancouver:

Abdennadher S. Adaptive correction techniques for delta-sigma A/D converters. [Internet] [Masters thesis]. Oregon State University; 1992. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/36199.

Council of Science Editors:

Abdennadher S. Adaptive correction techniques for delta-sigma A/D converters. [Masters Thesis]. Oregon State University; 1992. Available from: http://hdl.handle.net/1957/36199


Oregon State University

24. Bribech, Habib. Adaptive noise cancellation for second-order delta-sigma A/D converters.

Degree: MS, Electrical and Computer Engineering, 1992, Oregon State University

 Oversampled analog-to-digital (A/D) converter architectures have been receiving increased attention for high-precision A/D converters. These architectures offer the means of exchanging resolution in time for… (more)

Subjects/Keywords: Analog-to-digital converters  – Noise

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Bribech, H. (1992). Adaptive noise cancellation for second-order delta-sigma A/D converters. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/35928

Chicago Manual of Style (16th Edition):

Bribech, Habib. “Adaptive noise cancellation for second-order delta-sigma A/D converters.” 1992. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/35928.

MLA Handbook (7th Edition):

Bribech, Habib. “Adaptive noise cancellation for second-order delta-sigma A/D converters.” 1992. Web. 22 Oct 2019.

Vancouver:

Bribech H. Adaptive noise cancellation for second-order delta-sigma A/D converters. [Internet] [Masters thesis]. Oregon State University; 1992. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/35928.

Council of Science Editors:

Bribech H. Adaptive noise cancellation for second-order delta-sigma A/D converters. [Masters Thesis]. Oregon State University; 1992. Available from: http://hdl.handle.net/1957/35928


Oregon State University

25. Press, Stephen E. A subranging analog to digital converter using four bit pipepline.

Degree: MS, Electrical and Computer Engineering, 1993, Oregon State University

 This thesis presents the design of a 10 bit Analog to Digital Converter which consists of a 6 bit flash followed by a 4 bit… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Press, S. E. (1993). A subranging analog to digital converter using four bit pipepline. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/36065

Chicago Manual of Style (16th Edition):

Press, Stephen E. “A subranging analog to digital converter using four bit pipepline.” 1993. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/36065.

MLA Handbook (7th Edition):

Press, Stephen E. “A subranging analog to digital converter using four bit pipepline.” 1993. Web. 22 Oct 2019.

Vancouver:

Press SE. A subranging analog to digital converter using four bit pipepline. [Internet] [Masters thesis]. Oregon State University; 1993. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/36065.

Council of Science Editors:

Press SE. A subranging analog to digital converter using four bit pipepline. [Masters Thesis]. Oregon State University; 1993. Available from: http://hdl.handle.net/1957/36065


Oregon State University

26. Xu, Xiaofeng. Analysis and design of oversampled digital-to-analog converters.

Degree: MS, Electrical and Computer Engineering, 1992, Oregon State University

 Oversampled data converters are becoming increasingly popular for high-precision data conversion. There have been many publications on oversampled analog-to-digital (A/D) converters but relatively few on… (more)

Subjects/Keywords: Digital-to-analog converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Xu, X. (1992). Analysis and design of oversampled digital-to-analog converters. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/37430

Chicago Manual of Style (16th Edition):

Xu, Xiaofeng. “Analysis and design of oversampled digital-to-analog converters.” 1992. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/37430.

MLA Handbook (7th Edition):

Xu, Xiaofeng. “Analysis and design of oversampled digital-to-analog converters.” 1992. Web. 22 Oct 2019.

Vancouver:

Xu X. Analysis and design of oversampled digital-to-analog converters. [Internet] [Masters thesis]. Oregon State University; 1992. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/37430.

Council of Science Editors:

Xu X. Analysis and design of oversampled digital-to-analog converters. [Masters Thesis]. Oregon State University; 1992. Available from: http://hdl.handle.net/1957/37430


Oregon State University

27. Zhai, Dalun. Analysis and design of bandpass delta-sigma A/D converters.

Degree: MS, Electrical and Computer Engineering, 1991, Oregon State University

 A new approach to oversampled delta-sigma A/D converters ( AZ modulators ) is introduced, where a differential pseudo-Npath filter stage is used as a basic… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zhai, D. (1991). Analysis and design of bandpass delta-sigma A/D converters. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/6718

Chicago Manual of Style (16th Edition):

Zhai, Dalun. “Analysis and design of bandpass delta-sigma A/D converters.” 1991. Masters Thesis, Oregon State University. Accessed October 22, 2019. http://hdl.handle.net/1957/6718.

MLA Handbook (7th Edition):

Zhai, Dalun. “Analysis and design of bandpass delta-sigma A/D converters.” 1991. Web. 22 Oct 2019.

Vancouver:

Zhai D. Analysis and design of bandpass delta-sigma A/D converters. [Internet] [Masters thesis]. Oregon State University; 1991. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/1957/6718.

Council of Science Editors:

Zhai D. Analysis and design of bandpass delta-sigma A/D converters. [Masters Thesis]. Oregon State University; 1991. Available from: http://hdl.handle.net/1957/6718


Southern Illinois University

28. Sekar, Ramgopal. LOW-POWER TECHNIQUES FOR SUCCESSIVE APPROXIMATION REGISTER (SAR) ANALOG-TO-DIGITAL CONVERTERS.

Degree: MS, Electrical and Computer Engineering, 2010, Southern Illinois University

  In this work, we investigate circuit techniques to reduce the power consumption of Successive Approximation Register Analog-to-Digital Converter (SAR-ADC). We developed four low-power SAR-ADC… (more)

Subjects/Keywords: Analog to Digital Converters; Low Power Design; Successive Approximation Register ADC

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sekar, R. (2010). LOW-POWER TECHNIQUES FOR SUCCESSIVE APPROXIMATION REGISTER (SAR) ANALOG-TO-DIGITAL CONVERTERS. (Masters Thesis). Southern Illinois University. Retrieved from http://opensiuc.lib.siu.edu/theses/350

Chicago Manual of Style (16th Edition):

Sekar, Ramgopal. “LOW-POWER TECHNIQUES FOR SUCCESSIVE APPROXIMATION REGISTER (SAR) ANALOG-TO-DIGITAL CONVERTERS.” 2010. Masters Thesis, Southern Illinois University. Accessed October 22, 2019. http://opensiuc.lib.siu.edu/theses/350.

MLA Handbook (7th Edition):

Sekar, Ramgopal. “LOW-POWER TECHNIQUES FOR SUCCESSIVE APPROXIMATION REGISTER (SAR) ANALOG-TO-DIGITAL CONVERTERS.” 2010. Web. 22 Oct 2019.

Vancouver:

Sekar R. LOW-POWER TECHNIQUES FOR SUCCESSIVE APPROXIMATION REGISTER (SAR) ANALOG-TO-DIGITAL CONVERTERS. [Internet] [Masters thesis]. Southern Illinois University; 2010. [cited 2019 Oct 22]. Available from: http://opensiuc.lib.siu.edu/theses/350.

Council of Science Editors:

Sekar R. LOW-POWER TECHNIQUES FOR SUCCESSIVE APPROXIMATION REGISTER (SAR) ANALOG-TO-DIGITAL CONVERTERS. [Masters Thesis]. Southern Illinois University; 2010. Available from: http://opensiuc.lib.siu.edu/theses/350


University of Arizona

29. Guenther, Edgar Theodore, 1941-. The design of a calibration-free multiplying digital-to-analog converter .

Degree: 1972, University of Arizona

Subjects/Keywords: Digital-to-analog converters.

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Guenther, Edgar Theodore, 1. (1972). The design of a calibration-free multiplying digital-to-analog converter . (Masters Thesis). University of Arizona. Retrieved from http://hdl.handle.net/10150/347800

Chicago Manual of Style (16th Edition):

Guenther, Edgar Theodore, 1941-. “The design of a calibration-free multiplying digital-to-analog converter .” 1972. Masters Thesis, University of Arizona. Accessed October 22, 2019. http://hdl.handle.net/10150/347800.

MLA Handbook (7th Edition):

Guenther, Edgar Theodore, 1941-. “The design of a calibration-free multiplying digital-to-analog converter .” 1972. Web. 22 Oct 2019.

Vancouver:

Guenther, Edgar Theodore 1. The design of a calibration-free multiplying digital-to-analog converter . [Internet] [Masters thesis]. University of Arizona; 1972. [cited 2019 Oct 22]. Available from: http://hdl.handle.net/10150/347800.

Council of Science Editors:

Guenther, Edgar Theodore 1. The design of a calibration-free multiplying digital-to-analog converter . [Masters Thesis]. University of Arizona; 1972. Available from: http://hdl.handle.net/10150/347800


Michigan State University

30. Sahil, Sondes. Test generation and concurrent error detection in current-mode a/d converters.

Degree: MS, Department of Electrical Engineering, 1992, Michigan State University

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sahil, S. (1992). Test generation and concurrent error detection in current-mode a/d converters. (Masters Thesis). Michigan State University. Retrieved from http://etd.lib.msu.edu/islandora/object/etd:21891

Chicago Manual of Style (16th Edition):

Sahil, Sondes. “Test generation and concurrent error detection in current-mode a/d converters.” 1992. Masters Thesis, Michigan State University. Accessed October 22, 2019. http://etd.lib.msu.edu/islandora/object/etd:21891.

MLA Handbook (7th Edition):

Sahil, Sondes. “Test generation and concurrent error detection in current-mode a/d converters.” 1992. Web. 22 Oct 2019.

Vancouver:

Sahil S. Test generation and concurrent error detection in current-mode a/d converters. [Internet] [Masters thesis]. Michigan State University; 1992. [cited 2019 Oct 22]. Available from: http://etd.lib.msu.edu/islandora/object/etd:21891.

Council of Science Editors:

Sahil S. Test generation and concurrent error detection in current-mode a/d converters. [Masters Thesis]. Michigan State University; 1992. Available from: http://etd.lib.msu.edu/islandora/object/etd:21891

[1] [2] [3] [4] [5] … [259]

.