Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for subject:(Analog to digital converters Design AND construction). Showing records 1 – 30 of 4489 total matches.

[1] [2] [3] [4] [5] … [150]

Search Limiters

Last 2 Years | English Only

Levels

Languages

Country

▼ Search Limiters


Oregon State University

1. Waters, Allen. Automated verilog-to-layout synthesis of ADCs using custom analog cells.

Degree: PhD, Electrical and Computer Engineering, 2015, Oregon State University

 A procedure for automating the design and layout of analog-to-digital converters (ADCs) is presented. This procedure makes use of the existing synthesis and place-and-route tools… (more)

Subjects/Keywords: Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Waters, A. (2015). Automated verilog-to-layout synthesis of ADCs using custom analog cells. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/55310

Chicago Manual of Style (16th Edition):

Waters, Allen. “Automated verilog-to-layout synthesis of ADCs using custom analog cells.” 2015. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/55310.

MLA Handbook (7th Edition):

Waters, Allen. “Automated verilog-to-layout synthesis of ADCs using custom analog cells.” 2015. Web. 19 Oct 2019.

Vancouver:

Waters A. Automated verilog-to-layout synthesis of ADCs using custom analog cells. [Internet] [Doctoral dissertation]. Oregon State University; 2015. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/55310.

Council of Science Editors:

Waters A. Automated verilog-to-layout synthesis of ADCs using custom analog cells. [Doctoral Dissertation]. Oregon State University; 2015. Available from: http://hdl.handle.net/1957/55310


Hong Kong University of Science and Technology

2. Lin, Tsz Ngai. The design of efficient successive approximation register ADC and its digital processing unit for an impedance array sensor.

Degree: 2016, Hong Kong University of Science and Technology

 Electrochemical impedance spectroscopy (EIS) is an application of biosensors that commonly used in biological sensing area. Performing impedance measurement will involve applying the voltage stimulus… (more)

Subjects/Keywords: Analog-to-digital converters; Design and construction; Impedance spectroscopy; Image converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lin, T. N. (2016). The design of efficient successive approximation register ADC and its digital processing unit for an impedance array sensor. (Thesis). Hong Kong University of Science and Technology. Retrieved from https://doi.org/10.14711/thesis-b1627685 ; http://repository.ust.hk/ir/bitstream/1783.1-86978/1/th_redirect.html

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Lin, Tsz Ngai. “The design of efficient successive approximation register ADC and its digital processing unit for an impedance array sensor.” 2016. Thesis, Hong Kong University of Science and Technology. Accessed October 19, 2019. https://doi.org/10.14711/thesis-b1627685 ; http://repository.ust.hk/ir/bitstream/1783.1-86978/1/th_redirect.html.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Lin, Tsz Ngai. “The design of efficient successive approximation register ADC and its digital processing unit for an impedance array sensor.” 2016. Web. 19 Oct 2019.

Vancouver:

Lin TN. The design of efficient successive approximation register ADC and its digital processing unit for an impedance array sensor. [Internet] [Thesis]. Hong Kong University of Science and Technology; 2016. [cited 2019 Oct 19]. Available from: https://doi.org/10.14711/thesis-b1627685 ; http://repository.ust.hk/ir/bitstream/1783.1-86978/1/th_redirect.html.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Lin TN. The design of efficient successive approximation register ADC and its digital processing unit for an impedance array sensor. [Thesis]. Hong Kong University of Science and Technology; 2016. Available from: https://doi.org/10.14711/thesis-b1627685 ; http://repository.ust.hk/ir/bitstream/1783.1-86978/1/th_redirect.html

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Oregon State University

3. Zhang, Yi. Power Efficient Architectures for High Accuracy Analog-to-Digital Converters.

Degree: PhD, Electrical and Computer Engineering, 2016, Oregon State University

 Incremental ADCs (IADCs) have found wide applications in sensor interface circuitry since, compared to ∆Σ ADCs, they provide low-latency high-accuracy conversion and easy multiplexing among… (more)

Subjects/Keywords: Incremental ADC; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zhang, Y. (2016). Power Efficient Architectures for High Accuracy Analog-to-Digital Converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/59929

Chicago Manual of Style (16th Edition):

Zhang, Yi. “Power Efficient Architectures for High Accuracy Analog-to-Digital Converters.” 2016. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/59929.

MLA Handbook (7th Edition):

Zhang, Yi. “Power Efficient Architectures for High Accuracy Analog-to-Digital Converters.” 2016. Web. 19 Oct 2019.

Vancouver:

Zhang Y. Power Efficient Architectures for High Accuracy Analog-to-Digital Converters. [Internet] [Doctoral dissertation]. Oregon State University; 2016. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/59929.

Council of Science Editors:

Zhang Y. Power Efficient Architectures for High Accuracy Analog-to-Digital Converters. [Doctoral Dissertation]. Oregon State University; 2016. Available from: http://hdl.handle.net/1957/59929


Oregon State University

4. Batten, Robert D., 1973-. Adaptive, wideband analog-to-digital conversion for convergent communication systems.

Degree: PhD, Electrical and Computer Engineering, 2008, Oregon State University

 The exponential rate of advances in modern communication devices in the last several years have brought us higher levels of functionality and performance as well… (more)

Subjects/Keywords: Delta Sigma; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Batten, Robert D., 1. (2008). Adaptive, wideband analog-to-digital conversion for convergent communication systems. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/10903

Chicago Manual of Style (16th Edition):

Batten, Robert D., 1973-. “Adaptive, wideband analog-to-digital conversion for convergent communication systems.” 2008. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/10903.

MLA Handbook (7th Edition):

Batten, Robert D., 1973-. “Adaptive, wideband analog-to-digital conversion for convergent communication systems.” 2008. Web. 19 Oct 2019.

Vancouver:

Batten, Robert D. 1. Adaptive, wideband analog-to-digital conversion for convergent communication systems. [Internet] [Doctoral dissertation]. Oregon State University; 2008. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/10903.

Council of Science Editors:

Batten, Robert D. 1. Adaptive, wideband analog-to-digital conversion for convergent communication systems. [Doctoral Dissertation]. Oregon State University; 2008. Available from: http://hdl.handle.net/1957/10903


Oregon State University

5. Yu, Wenhuan. Design techniques for low power ADCs.

Degree: PhD, Electrical and Computer Engineering, 2010, Oregon State University

 This dissertation presents an incremental analog-to-digital converter (ADC) with digital digital-to-analog converter (DAC) mismatch correction. A theoretical time-domain analysis technique was developed to predict the… (more)

Subjects/Keywords: data converter; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yu, W. (2010). Design techniques for low power ADCs. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/14316

Chicago Manual of Style (16th Edition):

Yu, Wenhuan. “Design techniques for low power ADCs.” 2010. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/14316.

MLA Handbook (7th Edition):

Yu, Wenhuan. “Design techniques for low power ADCs.” 2010. Web. 19 Oct 2019.

Vancouver:

Yu W. Design techniques for low power ADCs. [Internet] [Doctoral dissertation]. Oregon State University; 2010. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/14316.

Council of Science Editors:

Yu W. Design techniques for low power ADCs. [Doctoral Dissertation]. Oregon State University; 2010. Available from: http://hdl.handle.net/1957/14316


Oregon State University

6. Gao, Xiaoran. A survey on continuous-time modulators : theory, designs and implementations.

Degree: MS, Electrical and Computer Engineering, 2008, Oregon State University

 Recently, delta-sigma modulation has become a widely applied technique for high-performance analog-to-digital conversion of narrow-band signals. Most of the early designs used discrete-time structure for… (more)

Subjects/Keywords: Delta-Sigma; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Gao, X. (2008). A survey on continuous-time modulators : theory, designs and implementations. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/8386

Chicago Manual of Style (16th Edition):

Gao, Xiaoran. “A survey on continuous-time modulators : theory, designs and implementations.” 2008. Masters Thesis, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/8386.

MLA Handbook (7th Edition):

Gao, Xiaoran. “A survey on continuous-time modulators : theory, designs and implementations.” 2008. Web. 19 Oct 2019.

Vancouver:

Gao X. A survey on continuous-time modulators : theory, designs and implementations. [Internet] [Masters thesis]. Oregon State University; 2008. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/8386.

Council of Science Editors:

Gao X. A survey on continuous-time modulators : theory, designs and implementations. [Masters Thesis]. Oregon State University; 2008. Available from: http://hdl.handle.net/1957/8386


Oregon State University

7. Lee, Kyehyung. High efficiency delta-sigma modulation data converters.

Degree: PhD, Electrical and Computer Engineering, 2008, Oregon State University

 Enabled by continued device scaling in CMOS technology, more and more functions that were previously realized in separate chips are getting integrated on a single… (more)

Subjects/Keywords: delta-sigma modulation; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lee, K. (2008). High efficiency delta-sigma modulation data converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/8457

Chicago Manual of Style (16th Edition):

Lee, Kyehyung. “High efficiency delta-sigma modulation data converters.” 2008. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/8457.

MLA Handbook (7th Edition):

Lee, Kyehyung. “High efficiency delta-sigma modulation data converters.” 2008. Web. 19 Oct 2019.

Vancouver:

Lee K. High efficiency delta-sigma modulation data converters. [Internet] [Doctoral dissertation]. Oregon State University; 2008. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/8457.

Council of Science Editors:

Lee K. High efficiency delta-sigma modulation data converters. [Doctoral Dissertation]. Oregon State University; 2008. Available from: http://hdl.handle.net/1957/8457


Oregon State University

8. Meng, Xin. Wideband discrete-time delta-sigma analog-to-digital converters with shifted loop delays.

Degree: PhD, Electrical and Computer Engineering, 2015, Oregon State University

 Low-distortion architecture is widely used in wideband discrete-time switched-capacitor delta-sigma ADC design. However, it suffers from the power-hungry active adder and critical timing for quantization… (more)

Subjects/Keywords: ADC; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Meng, X. (2015). Wideband discrete-time delta-sigma analog-to-digital converters with shifted loop delays. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/55892

Chicago Manual of Style (16th Edition):

Meng, Xin. “Wideband discrete-time delta-sigma analog-to-digital converters with shifted loop delays.” 2015. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/55892.

MLA Handbook (7th Edition):

Meng, Xin. “Wideband discrete-time delta-sigma analog-to-digital converters with shifted loop delays.” 2015. Web. 19 Oct 2019.

Vancouver:

Meng X. Wideband discrete-time delta-sigma analog-to-digital converters with shifted loop delays. [Internet] [Doctoral dissertation]. Oregon State University; 2015. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/55892.

Council of Science Editors:

Meng X. Wideband discrete-time delta-sigma analog-to-digital converters with shifted loop delays. [Doctoral Dissertation]. Oregon State University; 2015. Available from: http://hdl.handle.net/1957/55892


Oregon State University

9. Wang, Tao. Low-power high-resolution delta-sigma ADC design techniques.

Degree: PhD, Electrical and Computer Engineering, 2012, Oregon State University

 This dissertation presents a low-power high-resolution delta-sigma ADC. Two new architectural design techniques are proposed to reduce the power dissipation of the ADC. Compared to… (more)

Subjects/Keywords: ADC; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wang, T. (2012). Low-power high-resolution delta-sigma ADC design techniques. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/29740

Chicago Manual of Style (16th Edition):

Wang, Tao. “Low-power high-resolution delta-sigma ADC design techniques.” 2012. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/29740.

MLA Handbook (7th Edition):

Wang, Tao. “Low-power high-resolution delta-sigma ADC design techniques.” 2012. Web. 19 Oct 2019.

Vancouver:

Wang T. Low-power high-resolution delta-sigma ADC design techniques. [Internet] [Doctoral dissertation]. Oregon State University; 2012. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/29740.

Council of Science Editors:

Wang T. Low-power high-resolution delta-sigma ADC design techniques. [Doctoral Dissertation]. Oregon State University; 2012. Available from: http://hdl.handle.net/1957/29740


Oregon State University

10. Kuo, Ming-Hung. Low-power high-linearity digital-to-analog converters.

Degree: MS, Electrical and Computer Engineering, 2012, Oregon State University

 In this thesis work, a design of 14-bit, 20MS/s segmented digital-to-analog converter (DAC) is presented. The segmented DAC uses switched-capacitor configuration to implement 8 (LSB)… (more)

Subjects/Keywords: DAC; Digital-to-analog converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kuo, M. (2012). Low-power high-linearity digital-to-analog converters. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/28313

Chicago Manual of Style (16th Edition):

Kuo, Ming-Hung. “Low-power high-linearity digital-to-analog converters.” 2012. Masters Thesis, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/28313.

MLA Handbook (7th Edition):

Kuo, Ming-Hung. “Low-power high-linearity digital-to-analog converters.” 2012. Web. 19 Oct 2019.

Vancouver:

Kuo M. Low-power high-linearity digital-to-analog converters. [Internet] [Masters thesis]. Oregon State University; 2012. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/28313.

Council of Science Editors:

Kuo M. Low-power high-linearity digital-to-analog converters. [Masters Thesis]. Oregon State University; 2012. Available from: http://hdl.handle.net/1957/28313


Hong Kong University of Science and Technology

11. Lo, Ming Yam. Design and implementation of analog continuous-time min-sum iterative decoders.

Degree: 2010, Hong Kong University of Science and Technology

 IN THIS THESIS, the concept of analog decoding as a power-saving implementation alternative to the traditional digital decoding is introduced. The advantages and disadvantages of… (more)

Subjects/Keywords: Analog-to-digital converters  – Design and construction; Coding theory

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lo, M. Y. (2010). Design and implementation of analog continuous-time min-sum iterative decoders. (Thesis). Hong Kong University of Science and Technology. Retrieved from https://doi.org/10.14711/thesis-b1114806 ; http://repository.ust.hk/ir/bitstream/1783.1-6959/1/th_redirect.html

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Lo, Ming Yam. “Design and implementation of analog continuous-time min-sum iterative decoders.” 2010. Thesis, Hong Kong University of Science and Technology. Accessed October 19, 2019. https://doi.org/10.14711/thesis-b1114806 ; http://repository.ust.hk/ir/bitstream/1783.1-6959/1/th_redirect.html.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Lo, Ming Yam. “Design and implementation of analog continuous-time min-sum iterative decoders.” 2010. Web. 19 Oct 2019.

Vancouver:

Lo MY. Design and implementation of analog continuous-time min-sum iterative decoders. [Internet] [Thesis]. Hong Kong University of Science and Technology; 2010. [cited 2019 Oct 19]. Available from: https://doi.org/10.14711/thesis-b1114806 ; http://repository.ust.hk/ir/bitstream/1783.1-6959/1/th_redirect.html.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Lo MY. Design and implementation of analog continuous-time min-sum iterative decoders. [Thesis]. Hong Kong University of Science and Technology; 2010. Available from: https://doi.org/10.14711/thesis-b1114806 ; http://repository.ust.hk/ir/bitstream/1783.1-6959/1/th_redirect.html

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Oregon State University

12. Chen, Chia-Hung. Micropower incremental analog-to-digital converters.

Degree: PhD, Electrical and Computer Engineering, 2013, Oregon State University

 Incremental ADCs (IADCs) have many advantages for low-frequency high-accuracy data conversion—they are easy to multiplex between channels, need simpler digital decimation filter, and allow extended… (more)

Subjects/Keywords: IADC; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chen, C. (2013). Micropower incremental analog-to-digital converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/44655

Chicago Manual of Style (16th Edition):

Chen, Chia-Hung. “Micropower incremental analog-to-digital converters.” 2013. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/44655.

MLA Handbook (7th Edition):

Chen, Chia-Hung. “Micropower incremental analog-to-digital converters.” 2013. Web. 19 Oct 2019.

Vancouver:

Chen C. Micropower incremental analog-to-digital converters. [Internet] [Doctoral dissertation]. Oregon State University; 2013. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/44655.

Council of Science Editors:

Chen C. Micropower incremental analog-to-digital converters. [Doctoral Dissertation]. Oregon State University; 2013. Available from: http://hdl.handle.net/1957/44655


Oregon State University

13. Wang, Yan. Design techniques for wideband low-power Delta-Sigma analog-to-digital converters.

Degree: PhD, Electrical and Computer Engineering, 2009, Oregon State University

 Delta-Sigma (ΔΣ) analog-to-digital converters (ADCs) are traditionally used in high quality audio systems, instrumentation and measurement (I&M) and biomedical devices. With the continued downscaling of… (more)

Subjects/Keywords: wideband; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wang, Y. (2009). Design techniques for wideband low-power Delta-Sigma analog-to-digital converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/13664

Chicago Manual of Style (16th Edition):

Wang, Yan. “Design techniques for wideband low-power Delta-Sigma analog-to-digital converters.” 2009. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/13664.

MLA Handbook (7th Edition):

Wang, Yan. “Design techniques for wideband low-power Delta-Sigma analog-to-digital converters.” 2009. Web. 19 Oct 2019.

Vancouver:

Wang Y. Design techniques for wideband low-power Delta-Sigma analog-to-digital converters. [Internet] [Doctoral dissertation]. Oregon State University; 2009. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/13664.

Council of Science Editors:

Wang Y. Design techniques for wideband low-power Delta-Sigma analog-to-digital converters. [Doctoral Dissertation]. Oregon State University; 2009. Available from: http://hdl.handle.net/1957/13664


Oregon State University

14. Rajaee, Omid. Design of low OSR, high precision analog-to-digital converters.

Degree: PhD, Electrical and Computer Engineering, 2010, Oregon State University

 Advances in electronic systems have lead to the demand for high resolution, high bandwidth Analog-to-Digital Converters (ADCs). Oversampled ADCs are well- known for high accuracy… (more)

Subjects/Keywords: Oversampled ADC; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Rajaee, O. (2010). Design of low OSR, high precision analog-to-digital converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/19654

Chicago Manual of Style (16th Edition):

Rajaee, Omid. “Design of low OSR, high precision analog-to-digital converters.” 2010. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/19654.

MLA Handbook (7th Edition):

Rajaee, Omid. “Design of low OSR, high precision analog-to-digital converters.” 2010. Web. 19 Oct 2019.

Vancouver:

Rajaee O. Design of low OSR, high precision analog-to-digital converters. [Internet] [Doctoral dissertation]. Oregon State University; 2010. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/19654.

Council of Science Editors:

Rajaee O. Design of low OSR, high precision analog-to-digital converters. [Doctoral Dissertation]. Oregon State University; 2010. Available from: http://hdl.handle.net/1957/19654


Hong Kong University of Science and Technology

15. Choi, Ricky Yiu-kee. An ultra-low energy SAR ADC design with ultra-low-offset pre-amplifier-less comparator latch.

Degree: 2012, Hong Kong University of Science and Technology

 Successive-approximation (SA) ADC is one of the most popular architectures for data-acquisition applications, especially when high-resolution, low power and medium speed are required. In some… (more)

Subjects/Keywords: Analog-to-digital converters  – Design and construction; Electric filters; Comparator circuits  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Choi, R. Y. (2012). An ultra-low energy SAR ADC design with ultra-low-offset pre-amplifier-less comparator latch. (Thesis). Hong Kong University of Science and Technology. Retrieved from https://doi.org/10.14711/thesis-b1197967 ; http://repository.ust.hk/ir/bitstream/1783.1-7774/1/th_redirect.html

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Choi, Ricky Yiu-kee. “An ultra-low energy SAR ADC design with ultra-low-offset pre-amplifier-less comparator latch.” 2012. Thesis, Hong Kong University of Science and Technology. Accessed October 19, 2019. https://doi.org/10.14711/thesis-b1197967 ; http://repository.ust.hk/ir/bitstream/1783.1-7774/1/th_redirect.html.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Choi, Ricky Yiu-kee. “An ultra-low energy SAR ADC design with ultra-low-offset pre-amplifier-less comparator latch.” 2012. Web. 19 Oct 2019.

Vancouver:

Choi RY. An ultra-low energy SAR ADC design with ultra-low-offset pre-amplifier-less comparator latch. [Internet] [Thesis]. Hong Kong University of Science and Technology; 2012. [cited 2019 Oct 19]. Available from: https://doi.org/10.14711/thesis-b1197967 ; http://repository.ust.hk/ir/bitstream/1783.1-7774/1/th_redirect.html.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Choi RY. An ultra-low energy SAR ADC design with ultra-low-offset pre-amplifier-less comparator latch. [Thesis]. Hong Kong University of Science and Technology; 2012. Available from: https://doi.org/10.14711/thesis-b1197967 ; http://repository.ust.hk/ir/bitstream/1783.1-7774/1/th_redirect.html

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Hong Kong University of Science and Technology

16. Wang, Peng Chong. Design of wideband switched-capacitor delta-sigma analog-to-digital converters.

Degree: 2009, Hong Kong University of Science and Technology

 Compared with other types of Analog-to-Digital converters (ADCs), delta-sigma analog-to-digital converters (ΔΣ ADCs) are more tolerant to analog circuit imperfections. Benefiting from the development of… (more)

Subjects/Keywords: Analog-to-digital converters  – Design and construction; Switched capacitor circuits  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wang, P. C. (2009). Design of wideband switched-capacitor delta-sigma analog-to-digital converters. (Thesis). Hong Kong University of Science and Technology. Retrieved from https://doi.org/10.14711/thesis-b1070159 ; http://repository.ust.hk/ir/bitstream/1783.1-6350/1/th_redirect.html

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Wang, Peng Chong. “Design of wideband switched-capacitor delta-sigma analog-to-digital converters.” 2009. Thesis, Hong Kong University of Science and Technology. Accessed October 19, 2019. https://doi.org/10.14711/thesis-b1070159 ; http://repository.ust.hk/ir/bitstream/1783.1-6350/1/th_redirect.html.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Wang, Peng Chong. “Design of wideband switched-capacitor delta-sigma analog-to-digital converters.” 2009. Web. 19 Oct 2019.

Vancouver:

Wang PC. Design of wideband switched-capacitor delta-sigma analog-to-digital converters. [Internet] [Thesis]. Hong Kong University of Science and Technology; 2009. [cited 2019 Oct 19]. Available from: https://doi.org/10.14711/thesis-b1070159 ; http://repository.ust.hk/ir/bitstream/1783.1-6350/1/th_redirect.html.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Wang PC. Design of wideband switched-capacitor delta-sigma analog-to-digital converters. [Thesis]. Hong Kong University of Science and Technology; 2009. Available from: https://doi.org/10.14711/thesis-b1070159 ; http://repository.ust.hk/ir/bitstream/1783.1-6350/1/th_redirect.html

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Northeastern University

17. Zhu, Haiyang. Design techniques to improve noise and linearity of data converters.

Degree: PhD, Department of Electrical and Computer Engineering, 2016, Northeastern University

 The data converters including analog-to-digital converters (ADCs) and digital-to-analog converters (DACs) act as interfaces between a DSP-based system and the physical analog world. They are… (more)

Subjects/Keywords: data converter; integrated circuit; linearity; noise; Analog-to-digital converters; Design and construction; Digital-to-analog converters; Design and construction; Switched capacitor circuits; Amplifiers (Electronics); Integrated circuits; Electronic noise

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zhu, H. (2016). Design techniques to improve noise and linearity of data converters. (Doctoral Dissertation). Northeastern University. Retrieved from http://hdl.handle.net/2047/D20214142

Chicago Manual of Style (16th Edition):

Zhu, Haiyang. “Design techniques to improve noise and linearity of data converters.” 2016. Doctoral Dissertation, Northeastern University. Accessed October 19, 2019. http://hdl.handle.net/2047/D20214142.

MLA Handbook (7th Edition):

Zhu, Haiyang. “Design techniques to improve noise and linearity of data converters.” 2016. Web. 19 Oct 2019.

Vancouver:

Zhu H. Design techniques to improve noise and linearity of data converters. [Internet] [Doctoral dissertation]. Northeastern University; 2016. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/2047/D20214142.

Council of Science Editors:

Zhu H. Design techniques to improve noise and linearity of data converters. [Doctoral Dissertation]. Northeastern University; 2016. Available from: http://hdl.handle.net/2047/D20214142


Ryerson University

18. Nadeem, Muhammad. High speed wireless data acquisition system.

Degree: 2014, Ryerson University

 In a setup for a system long term stability and reliability test, sensors are used to measure physical quantities, affecting the behavior of the system,… (more)

Subjects/Keywords: Wireless sensor networks  – Design and construction; Wireless sensor nodes; Computer architecture; System design; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Nadeem, M. (2014). High speed wireless data acquisition system. (Thesis). Ryerson University. Retrieved from https://digital.library.ryerson.ca/islandora/object/RULA%3A3482

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Nadeem, Muhammad. “High speed wireless data acquisition system.” 2014. Thesis, Ryerson University. Accessed October 19, 2019. https://digital.library.ryerson.ca/islandora/object/RULA%3A3482.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Nadeem, Muhammad. “High speed wireless data acquisition system.” 2014. Web. 19 Oct 2019.

Vancouver:

Nadeem M. High speed wireless data acquisition system. [Internet] [Thesis]. Ryerson University; 2014. [cited 2019 Oct 19]. Available from: https://digital.library.ryerson.ca/islandora/object/RULA%3A3482.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Nadeem M. High speed wireless data acquisition system. [Thesis]. Ryerson University; 2014. Available from: https://digital.library.ryerson.ca/islandora/object/RULA%3A3482

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Ryerson University

19. Zhu, Guangyu. Time-mode signal processing and application in ΔΣ ADC design.

Degree: 2014, Ryerson University

 An all-digitally implemented 1st order and a 2nd order time-mode ΔΣ ADCs are proposed and presented in this dissertation. Each proposed ΔΣ ADC consists of… (more)

Subjects/Keywords: Signal processing  – Digital techniques; Analog-to-digital converters  – Design and construction; Signal processing  – Digital techniques  – Computer simulation

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zhu, G. (2014). Time-mode signal processing and application in ΔΣ ADC design. (Thesis). Ryerson University. Retrieved from https://digital.library.ryerson.ca/islandora/object/RULA%3A3465

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Zhu, Guangyu. “Time-mode signal processing and application in ΔΣ ADC design.” 2014. Thesis, Ryerson University. Accessed October 19, 2019. https://digital.library.ryerson.ca/islandora/object/RULA%3A3465.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Zhu, Guangyu. “Time-mode signal processing and application in ΔΣ ADC design.” 2014. Web. 19 Oct 2019.

Vancouver:

Zhu G. Time-mode signal processing and application in ΔΣ ADC design. [Internet] [Thesis]. Ryerson University; 2014. [cited 2019 Oct 19]. Available from: https://digital.library.ryerson.ca/islandora/object/RULA%3A3465.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Zhu G. Time-mode signal processing and application in ΔΣ ADC design. [Thesis]. Ryerson University; 2014. Available from: https://digital.library.ryerson.ca/islandora/object/RULA%3A3465

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Oregon State University

20. da Silva, Jose Barreiro. High-performance delta-sigma analog-to-digital converters.

Degree: PhD, Electrical and Computer Engineering, 2004, Oregon State University

Subjects/Keywords: Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

da Silva, J. B. (2004). High-performance delta-sigma analog-to-digital converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/29846

Chicago Manual of Style (16th Edition):

da Silva, Jose Barreiro. “High-performance delta-sigma analog-to-digital converters.” 2004. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/29846.

MLA Handbook (7th Edition):

da Silva, Jose Barreiro. “High-performance delta-sigma analog-to-digital converters.” 2004. Web. 19 Oct 2019.

Vancouver:

da Silva JB. High-performance delta-sigma analog-to-digital converters. [Internet] [Doctoral dissertation]. Oregon State University; 2004. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/29846.

Council of Science Editors:

da Silva JB. High-performance delta-sigma analog-to-digital converters. [Doctoral Dissertation]. Oregon State University; 2004. Available from: http://hdl.handle.net/1957/29846


Oregon State University

21. Jiang, Ruoxin. Design of a 1.8-V 14-bit [delta] - [sigma] A/D converter with 8X oversampling and 4 MHz Nyquist output rate.

Degree: PhD, Electrical and Computer Engineering, 2001, Oregon State University

 In this dissertation, a new Δ∑ A/D converter is presented that is ideally suited for communication applications. It is based on a single-loop single-stage structure,… (more)

Subjects/Keywords: Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Jiang, R. (2001). Design of a 1.8-V 14-bit [delta] - [sigma] A/D converter with 8X oversampling and 4 MHz Nyquist output rate. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/32677

Chicago Manual of Style (16th Edition):

Jiang, Ruoxin. “Design of a 1.8-V 14-bit [delta] - [sigma] A/D converter with 8X oversampling and 4 MHz Nyquist output rate.” 2001. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/32677.

MLA Handbook (7th Edition):

Jiang, Ruoxin. “Design of a 1.8-V 14-bit [delta] - [sigma] A/D converter with 8X oversampling and 4 MHz Nyquist output rate.” 2001. Web. 19 Oct 2019.

Vancouver:

Jiang R. Design of a 1.8-V 14-bit [delta] - [sigma] A/D converter with 8X oversampling and 4 MHz Nyquist output rate. [Internet] [Doctoral dissertation]. Oregon State University; 2001. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/32677.

Council of Science Editors:

Jiang R. Design of a 1.8-V 14-bit [delta] - [sigma] A/D converter with 8X oversampling and 4 MHz Nyquist output rate. [Doctoral Dissertation]. Oregon State University; 2001. Available from: http://hdl.handle.net/1957/32677


University of Hong Kong

22. 關興杰.; Kwan, Hing-kit. Design algorithms for delta-sigma modulator loop filter topologies.

Degree: M. Phil., 2008, University of Hong Kong

published_or_final_version

Electrical and Electronic Engineering

Master

Master of Philosophy

Subjects/Keywords: Analog-to-digital converters - Design and construction.; Algorithms.

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

關興杰.; Kwan, H. (2008). Design algorithms for delta-sigma modulator loop filter topologies. (Masters Thesis). University of Hong Kong. Retrieved from Kwan, H. [關興杰]. (2008). Design algorithms for delta-sigma modulator loop filter topologies. (Thesis). University of Hong Kong, Pokfulam, Hong Kong SAR. Retrieved from http://dx.doi.org/10.5353/th_b4150883 ; http://dx.doi.org/10.5353/th_b4150883 ; http://hdl.handle.net/10722/54516

Chicago Manual of Style (16th Edition):

關興杰.; Kwan, Hing-kit. “Design algorithms for delta-sigma modulator loop filter topologies.” 2008. Masters Thesis, University of Hong Kong. Accessed October 19, 2019. Kwan, H. [關興杰]. (2008). Design algorithms for delta-sigma modulator loop filter topologies. (Thesis). University of Hong Kong, Pokfulam, Hong Kong SAR. Retrieved from http://dx.doi.org/10.5353/th_b4150883 ; http://dx.doi.org/10.5353/th_b4150883 ; http://hdl.handle.net/10722/54516.

MLA Handbook (7th Edition):

關興杰.; Kwan, Hing-kit. “Design algorithms for delta-sigma modulator loop filter topologies.” 2008. Web. 19 Oct 2019.

Vancouver:

關興杰.; Kwan H. Design algorithms for delta-sigma modulator loop filter topologies. [Internet] [Masters thesis]. University of Hong Kong; 2008. [cited 2019 Oct 19]. Available from: Kwan, H. [關興杰]. (2008). Design algorithms for delta-sigma modulator loop filter topologies. (Thesis). University of Hong Kong, Pokfulam, Hong Kong SAR. Retrieved from http://dx.doi.org/10.5353/th_b4150883 ; http://dx.doi.org/10.5353/th_b4150883 ; http://hdl.handle.net/10722/54516.

Council of Science Editors:

關興杰.; Kwan H. Design algorithms for delta-sigma modulator loop filter topologies. [Masters Thesis]. University of Hong Kong; 2008. Available from: Kwan, H. [關興杰]. (2008). Design algorithms for delta-sigma modulator loop filter topologies. (Thesis). University of Hong Kong, Pokfulam, Hong Kong SAR. Retrieved from http://dx.doi.org/10.5353/th_b4150883 ; http://dx.doi.org/10.5353/th_b4150883 ; http://hdl.handle.net/10722/54516


Oregon State University

23. Chang, Dong-Young. Design techniques for low-voltage analog-to-digital converter.

Degree: PhD, Electrical and Computer Engineering, 2002, Oregon State University

 Continuous process scale-down and emerging markets for low-power/low-voltage mobile systems call for low-voltage analog integrated circuits. Switched-capacitor circuits are the building blocks for analog signal… (more)

Subjects/Keywords: Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chang, D. (2002). Design techniques for low-voltage analog-to-digital converter. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/31592

Chicago Manual of Style (16th Edition):

Chang, Dong-Young. “Design techniques for low-voltage analog-to-digital converter.” 2002. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/31592.

MLA Handbook (7th Edition):

Chang, Dong-Young. “Design techniques for low-voltage analog-to-digital converter.” 2002. Web. 19 Oct 2019.

Vancouver:

Chang D. Design techniques for low-voltage analog-to-digital converter. [Internet] [Doctoral dissertation]. Oregon State University; 2002. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/31592.

Council of Science Editors:

Chang D. Design techniques for low-voltage analog-to-digital converter. [Doctoral Dissertation]. Oregon State University; 2002. Available from: http://hdl.handle.net/1957/31592


Oregon State University

24. Gupta, Shivani. A 1-m W, 14-bit [sigma] [delta] A/D converter with 10-KHz conversion rate.

Degree: MS, Electrical and Computer Engineering, 1995, Oregon State University

Subjects/Keywords: Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Gupta, S. (1995). A 1-m W, 14-bit [sigma] [delta] A/D converter with 10-KHz conversion rate. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/35324

Chicago Manual of Style (16th Edition):

Gupta, Shivani. “A 1-m W, 14-bit [sigma] [delta] A/D converter with 10-KHz conversion rate.” 1995. Masters Thesis, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/35324.

MLA Handbook (7th Edition):

Gupta, Shivani. “A 1-m W, 14-bit [sigma] [delta] A/D converter with 10-KHz conversion rate.” 1995. Web. 19 Oct 2019.

Vancouver:

Gupta S. A 1-m W, 14-bit [sigma] [delta] A/D converter with 10-KHz conversion rate. [Internet] [Masters thesis]. Oregon State University; 1995. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/35324.

Council of Science Editors:

Gupta S. A 1-m W, 14-bit [sigma] [delta] A/D converter with 10-KHz conversion rate. [Masters Thesis]. Oregon State University; 1995. Available from: http://hdl.handle.net/1957/35324


Oregon State University

25. Ahn, Gil Cho. Design techniques for low-voltage and low-power analog-to-digital converters.

Degree: PhD, Electrical and Computer Engineering, 2005, Oregon State University

 With the ever-increasing demand for portable devices used in applications such as wireless communication, mobile computing, consumer electronics, etc., the scaling of the CMOS process… (more)

Subjects/Keywords: ADC; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ahn, G. C. (2005). Design techniques for low-voltage and low-power analog-to-digital converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/514

Chicago Manual of Style (16th Edition):

Ahn, Gil Cho. “Design techniques for low-voltage and low-power analog-to-digital converters.” 2005. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/514.

MLA Handbook (7th Edition):

Ahn, Gil Cho. “Design techniques for low-voltage and low-power analog-to-digital converters.” 2005. Web. 19 Oct 2019.

Vancouver:

Ahn GC. Design techniques for low-voltage and low-power analog-to-digital converters. [Internet] [Doctoral dissertation]. Oregon State University; 2005. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/514.

Council of Science Editors:

Ahn GC. Design techniques for low-voltage and low-power analog-to-digital converters. [Doctoral Dissertation]. Oregon State University; 2005. Available from: http://hdl.handle.net/1957/514


Oregon State University

26. Li, Zhimin. Design of a 14-bit continuous-time Delta-Sigma A/D modulator with 2.5MHz signal bandwidth.

Degree: PhD, Electrical and Computer Engineering, 2006, Oregon State University

 In recent years, there has been growing interest in both industry and academia to use continuous-time (CT) Δ-Σ A/D converters for wideband wireless and wireline… (more)

Subjects/Keywords: delta sigma; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Li, Z. (2006). Design of a 14-bit continuous-time Delta-Sigma A/D modulator with 2.5MHz signal bandwidth. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/1202

Chicago Manual of Style (16th Edition):

Li, Zhimin. “Design of a 14-bit continuous-time Delta-Sigma A/D modulator with 2.5MHz signal bandwidth.” 2006. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/1202.

MLA Handbook (7th Edition):

Li, Zhimin. “Design of a 14-bit continuous-time Delta-Sigma A/D modulator with 2.5MHz signal bandwidth.” 2006. Web. 19 Oct 2019.

Vancouver:

Li Z. Design of a 14-bit continuous-time Delta-Sigma A/D modulator with 2.5MHz signal bandwidth. [Internet] [Doctoral dissertation]. Oregon State University; 2006. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/1202.

Council of Science Editors:

Li Z. Design of a 14-bit continuous-time Delta-Sigma A/D modulator with 2.5MHz signal bandwidth. [Doctoral Dissertation]. Oregon State University; 2006. Available from: http://hdl.handle.net/1957/1202


Oregon State University

27. Kim, Min Gyu. Low-power design techniques for low-voltage analog-to-digital converters.

Degree: PhD, Electrical and Computer Engineering, 2006, Oregon State University

 The demand for portable electronic systems and the continued down-scaling of device dimensions resulted in rapid improvement in the performance of integrated systems. Several low-voltage… (more)

Subjects/Keywords: low-power; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kim, M. G. (2006). Low-power design techniques for low-voltage analog-to-digital converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/2054

Chicago Manual of Style (16th Edition):

Kim, Min Gyu. “Low-power design techniques for low-voltage analog-to-digital converters.” 2006. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/2054.

MLA Handbook (7th Edition):

Kim, Min Gyu. “Low-power design techniques for low-voltage analog-to-digital converters.” 2006. Web. 19 Oct 2019.

Vancouver:

Kim MG. Low-power design techniques for low-voltage analog-to-digital converters. [Internet] [Doctoral dissertation]. Oregon State University; 2006. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/2054.

Council of Science Editors:

Kim MG. Low-power design techniques for low-voltage analog-to-digital converters. [Doctoral Dissertation]. Oregon State University; 2006. Available from: http://hdl.handle.net/1957/2054


Oregon State University

28. Wang, Ruopeng. A multi-bit delta sigma audio digital-to-analog converter.

Degree: PhD, Electrical and Computer Engineering, 2006, Oregon State University

Digital-to-analog converters (DACs) with wide dynamic range and high linearity are required for high-end audio applications. A multi-bit delta sigma audio DAC, using a novel… (more)

Subjects/Keywords: Digital-to-analog converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wang, R. (2006). A multi-bit delta sigma audio digital-to-analog converter. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/3302

Chicago Manual of Style (16th Edition):

Wang, Ruopeng. “A multi-bit delta sigma audio digital-to-analog converter.” 2006. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/3302.

MLA Handbook (7th Edition):

Wang, Ruopeng. “A multi-bit delta sigma audio digital-to-analog converter.” 2006. Web. 19 Oct 2019.

Vancouver:

Wang R. A multi-bit delta sigma audio digital-to-analog converter. [Internet] [Doctoral dissertation]. Oregon State University; 2006. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/3302.

Council of Science Editors:

Wang R. A multi-bit delta sigma audio digital-to-analog converter. [Doctoral Dissertation]. Oregon State University; 2006. Available from: http://hdl.handle.net/1957/3302


Oregon State University

29. Meng, Qingdong. Low-voltage data converters.

Degree: PhD, Electrical and Computer Engineering, 2007, Oregon State University

 With the growing demand for portable/consumer electronics, such as digital audio/video (AV), the downscaling of device dimensions, which enables the integration of an increasing number… (more)

Subjects/Keywords: Low voltage; Digital-to-analog converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Meng, Q. (2007). Low-voltage data converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/3989

Chicago Manual of Style (16th Edition):

Meng, Qingdong. “Low-voltage data converters.” 2007. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/3989.

MLA Handbook (7th Edition):

Meng, Qingdong. “Low-voltage data converters.” 2007. Web. 19 Oct 2019.

Vancouver:

Meng Q. Low-voltage data converters. [Internet] [Doctoral dissertation]. Oregon State University; 2007. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/3989.

Council of Science Editors:

Meng Q. Low-voltage data converters. [Doctoral Dissertation]. Oregon State University; 2007. Available from: http://hdl.handle.net/1957/3989


Oregon State University

30. Chen, Xuefeng. A wideband low-power continuous-time delta-sigma modulator for next generation wireless applications.

Degree: PhD, Electrical and Computer Engineering, 2007, Oregon State University

 Delta-Sigma (ΔΣ) analog-to-digital converters (ADCs) are widely used in wireless transceivers. Recently, continuous-time (CT) ΔΣ ADCs gain growing interest in wireless applications for their lower… (more)

Subjects/Keywords: ADC; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chen, X. (2007). A wideband low-power continuous-time delta-sigma modulator for next generation wireless applications. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/4276

Chicago Manual of Style (16th Edition):

Chen, Xuefeng. “A wideband low-power continuous-time delta-sigma modulator for next generation wireless applications.” 2007. Doctoral Dissertation, Oregon State University. Accessed October 19, 2019. http://hdl.handle.net/1957/4276.

MLA Handbook (7th Edition):

Chen, Xuefeng. “A wideband low-power continuous-time delta-sigma modulator for next generation wireless applications.” 2007. Web. 19 Oct 2019.

Vancouver:

Chen X. A wideband low-power continuous-time delta-sigma modulator for next generation wireless applications. [Internet] [Doctoral dissertation]. Oregon State University; 2007. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/1957/4276.

Council of Science Editors:

Chen X. A wideband low-power continuous-time delta-sigma modulator for next generation wireless applications. [Doctoral Dissertation]. Oregon State University; 2007. Available from: http://hdl.handle.net/1957/4276

[1] [2] [3] [4] [5] … [150]

.