Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for subject:( monolithic integration). Showing records 1 – 30 of 51 total matches.

[1] [2]

Search Limiters

Last 2 Years | English Only

Degrees

Languages

Country

▼ Search Limiters


Université de Grenoble

1. Turkyilmaz, Ogun. Emerging 3D technologies for efficient implementation of FPGAs : Implémentation de FPGA en utilisant des technologies 3D émergentes.

Degree: Docteur es, Nanoélectronique et nanotechnologie, 2014, Université de Grenoble

La complexité croissante des systèmes numériques amène les architectures reconfigurable telles que les Field Programmable Gate Arrays (FPGA) à être très fortement demandés en raison… (more)

Subjects/Keywords: FPGA; Monolithic integration; Logique; Mémoire résistive; FPGA; Monolithic integration; Logic; Resistive memory; 620

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Turkyilmaz, O. (2014). Emerging 3D technologies for efficient implementation of FPGAs : Implémentation de FPGA en utilisant des technologies 3D émergentes. (Doctoral Dissertation). Université de Grenoble. Retrieved from http://www.theses.fr/2014GRENT091

Chicago Manual of Style (16th Edition):

Turkyilmaz, Ogun. “Emerging 3D technologies for efficient implementation of FPGAs : Implémentation de FPGA en utilisant des technologies 3D émergentes.” 2014. Doctoral Dissertation, Université de Grenoble. Accessed August 14, 2020. http://www.theses.fr/2014GRENT091.

MLA Handbook (7th Edition):

Turkyilmaz, Ogun. “Emerging 3D technologies for efficient implementation of FPGAs : Implémentation de FPGA en utilisant des technologies 3D émergentes.” 2014. Web. 14 Aug 2020.

Vancouver:

Turkyilmaz O. Emerging 3D technologies for efficient implementation of FPGAs : Implémentation de FPGA en utilisant des technologies 3D émergentes. [Internet] [Doctoral dissertation]. Université de Grenoble; 2014. [cited 2020 Aug 14]. Available from: http://www.theses.fr/2014GRENT091.

Council of Science Editors:

Turkyilmaz O. Emerging 3D technologies for efficient implementation of FPGAs : Implémentation de FPGA en utilisant des technologies 3D émergentes. [Doctoral Dissertation]. Université de Grenoble; 2014. Available from: http://www.theses.fr/2014GRENT091


University College Cork

2. Duggan, Shane P. Regrowth-free monolithic vertical integration of passive and active waveguides.

Degree: 2019, University College Cork

 Data usage continues to rise exponentially with user demand, and the bandwidth of optical communications is reaching its limit. Spectrally efficient advanced modulation formats are… (more)

Subjects/Keywords: Monolithic integration; Regrowth-free integration; Photonic integration; Lasers; Waveguides; Photonic integrated circuits; Optoelectronics

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Duggan, S. P. (2019). Regrowth-free monolithic vertical integration of passive and active waveguides. (Thesis). University College Cork. Retrieved from http://hdl.handle.net/10468/7973

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Duggan, Shane P. “Regrowth-free monolithic vertical integration of passive and active waveguides.” 2019. Thesis, University College Cork. Accessed August 14, 2020. http://hdl.handle.net/10468/7973.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Duggan, Shane P. “Regrowth-free monolithic vertical integration of passive and active waveguides.” 2019. Web. 14 Aug 2020.

Vancouver:

Duggan SP. Regrowth-free monolithic vertical integration of passive and active waveguides. [Internet] [Thesis]. University College Cork; 2019. [cited 2020 Aug 14]. Available from: http://hdl.handle.net/10468/7973.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Duggan SP. Regrowth-free monolithic vertical integration of passive and active waveguides. [Thesis]. University College Cork; 2019. Available from: http://hdl.handle.net/10468/7973

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Princeton University

3. Bhattacharya, Debajit. Exploring the system hierarchy from devices to on-chip communication .

Degree: PhD, 2016, Princeton University

 FinFETs have replaced planar CMOS at and beyond the 22 nm node because of their superior short-channel behavior. Despite their significant advantages in electrostatics, FinFETs… (more)

Subjects/Keywords: 3D Monolithic integration; Capacitance extraction; FinFET; Network on chip; SRAM; TCAD

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Bhattacharya, D. (2016). Exploring the system hierarchy from devices to on-chip communication . (Doctoral Dissertation). Princeton University. Retrieved from http://arks.princeton.edu/ark:/88435/dsp01cc08hj107

Chicago Manual of Style (16th Edition):

Bhattacharya, Debajit. “Exploring the system hierarchy from devices to on-chip communication .” 2016. Doctoral Dissertation, Princeton University. Accessed August 14, 2020. http://arks.princeton.edu/ark:/88435/dsp01cc08hj107.

MLA Handbook (7th Edition):

Bhattacharya, Debajit. “Exploring the system hierarchy from devices to on-chip communication .” 2016. Web. 14 Aug 2020.

Vancouver:

Bhattacharya D. Exploring the system hierarchy from devices to on-chip communication . [Internet] [Doctoral dissertation]. Princeton University; 2016. [cited 2020 Aug 14]. Available from: http://arks.princeton.edu/ark:/88435/dsp01cc08hj107.

Council of Science Editors:

Bhattacharya D. Exploring the system hierarchy from devices to on-chip communication . [Doctoral Dissertation]. Princeton University; 2016. Available from: http://arks.princeton.edu/ark:/88435/dsp01cc08hj107


University of Illinois – Urbana-Champaign

4. Arbabi, Amir. Selective mode coupling in microring resonators for single mode semiconductor lasers.

Degree: PhD, 1200, 2013, University of Illinois – Urbana-Champaign

 Single mode semiconductor laser diodes have many applications in optical communications, metrology and sensing. Edge-emitting single mode lasers commonly use distributed feedback structures, or narrowband… (more)

Subjects/Keywords: On-chip mirrors; Semiconductor lasers; Micro-resonators; Monolithic integration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Arbabi, A. (2013). Selective mode coupling in microring resonators for single mode semiconductor lasers. (Doctoral Dissertation). University of Illinois – Urbana-Champaign. Retrieved from http://hdl.handle.net/2142/45565

Chicago Manual of Style (16th Edition):

Arbabi, Amir. “Selective mode coupling in microring resonators for single mode semiconductor lasers.” 2013. Doctoral Dissertation, University of Illinois – Urbana-Champaign. Accessed August 14, 2020. http://hdl.handle.net/2142/45565.

MLA Handbook (7th Edition):

Arbabi, Amir. “Selective mode coupling in microring resonators for single mode semiconductor lasers.” 2013. Web. 14 Aug 2020.

Vancouver:

Arbabi A. Selective mode coupling in microring resonators for single mode semiconductor lasers. [Internet] [Doctoral dissertation]. University of Illinois – Urbana-Champaign; 2013. [cited 2020 Aug 14]. Available from: http://hdl.handle.net/2142/45565.

Council of Science Editors:

Arbabi A. Selective mode coupling in microring resonators for single mode semiconductor lasers. [Doctoral Dissertation]. University of Illinois – Urbana-Champaign; 2013. Available from: http://hdl.handle.net/2142/45565


University of Toronto

5. Liao, Zhongfa. Vertical Integration of Optical Waveguides in the AlGaAs/GaAs Semiconductors.

Degree: PhD, 2018, University of Toronto

 The rapidly growing Internet services put a higher bandwidth requirement on datacenters. A lowpower and low-cost photonic integrated circuit (PIC), using wavelength division multiplexing (WDM),… (more)

Subjects/Keywords: Aluminum gallium arsenide; Monolithic integration; Multi-guide vertical-integration; Nanofabrication; Photonic integrated circuits; Waveguides; 0544

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Liao, Z. (2018). Vertical Integration of Optical Waveguides in the AlGaAs/GaAs Semiconductors. (Doctoral Dissertation). University of Toronto. Retrieved from http://hdl.handle.net/1807/91990

Chicago Manual of Style (16th Edition):

Liao, Zhongfa. “Vertical Integration of Optical Waveguides in the AlGaAs/GaAs Semiconductors.” 2018. Doctoral Dissertation, University of Toronto. Accessed August 14, 2020. http://hdl.handle.net/1807/91990.

MLA Handbook (7th Edition):

Liao, Zhongfa. “Vertical Integration of Optical Waveguides in the AlGaAs/GaAs Semiconductors.” 2018. Web. 14 Aug 2020.

Vancouver:

Liao Z. Vertical Integration of Optical Waveguides in the AlGaAs/GaAs Semiconductors. [Internet] [Doctoral dissertation]. University of Toronto; 2018. [cited 2020 Aug 14]. Available from: http://hdl.handle.net/1807/91990.

Council of Science Editors:

Liao Z. Vertical Integration of Optical Waveguides in the AlGaAs/GaAs Semiconductors. [Doctoral Dissertation]. University of Toronto; 2018. Available from: http://hdl.handle.net/1807/91990

6. Kiihamäki, Jyrki. Fabrication of SOI Micromechanical Devices.

Degree: 2005, VTT Technical Research Centre of Finland

This work reports on studies and the fabrication process development of micromechanical silicon-on-insulator (SOI) devices. SOI is a promising starting material for fabrication of single… (more)

Subjects/Keywords: silicon-on-insulator; SOI; micromechanics; MEMS; microfabrication; HARMST; DRIE; etching; vacuum cavities; resonators; monolithic integration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kiihamäki, J. (2005). Fabrication of SOI Micromechanical Devices. (Thesis). VTT Technical Research Centre of Finland. Retrieved from http://lib.tkk.fi/Diss/2005/isbn9513864367/

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Kiihamäki, Jyrki. “Fabrication of SOI Micromechanical Devices.” 2005. Thesis, VTT Technical Research Centre of Finland. Accessed August 14, 2020. http://lib.tkk.fi/Diss/2005/isbn9513864367/.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Kiihamäki, Jyrki. “Fabrication of SOI Micromechanical Devices.” 2005. Web. 14 Aug 2020.

Vancouver:

Kiihamäki J. Fabrication of SOI Micromechanical Devices. [Internet] [Thesis]. VTT Technical Research Centre of Finland; 2005. [cited 2020 Aug 14]. Available from: http://lib.tkk.fi/Diss/2005/isbn9513864367/.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Kiihamäki J. Fabrication of SOI Micromechanical Devices. [Thesis]. VTT Technical Research Centre of Finland; 2005. Available from: http://lib.tkk.fi/Diss/2005/isbn9513864367/

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of California – Santa Cruz

7. Risbud, Dilip M. Design And Fabrication Of A Monolithically Integrated Thermal Self-Protection Circuit With A High Voltage GaN-on-Si Power Hemt.

Degree: Electrical Engineering, 2016, University of California – Santa Cruz

 AbstractDilip M. RisbudDESIGN AND FABRICATION OF A MONOLITHICALLY INTEGRATEDTHERMAL SELF-PROTECTION CIRCUIT WITH A HIGH VOLTAGEGaN-on-Si POWER HEMTIn recent years, significant progress has been made in… (more)

Subjects/Keywords: Electrical engineering; Physics; Materials Science; GaN-on-Silicon; GaN power HEMT; Monolithic integration; Schottky

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Risbud, D. M. (2016). Design And Fabrication Of A Monolithically Integrated Thermal Self-Protection Circuit With A High Voltage GaN-on-Si Power Hemt. (Thesis). University of California – Santa Cruz. Retrieved from http://www.escholarship.org/uc/item/5sz2q2q1

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Risbud, Dilip M. “Design And Fabrication Of A Monolithically Integrated Thermal Self-Protection Circuit With A High Voltage GaN-on-Si Power Hemt.” 2016. Thesis, University of California – Santa Cruz. Accessed August 14, 2020. http://www.escholarship.org/uc/item/5sz2q2q1.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Risbud, Dilip M. “Design And Fabrication Of A Monolithically Integrated Thermal Self-Protection Circuit With A High Voltage GaN-on-Si Power Hemt.” 2016. Web. 14 Aug 2020.

Vancouver:

Risbud DM. Design And Fabrication Of A Monolithically Integrated Thermal Self-Protection Circuit With A High Voltage GaN-on-Si Power Hemt. [Internet] [Thesis]. University of California – Santa Cruz; 2016. [cited 2020 Aug 14]. Available from: http://www.escholarship.org/uc/item/5sz2q2q1.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Risbud DM. Design And Fabrication Of A Monolithically Integrated Thermal Self-Protection Circuit With A High Voltage GaN-on-Si Power Hemt. [Thesis]. University of California – Santa Cruz; 2016. Available from: http://www.escholarship.org/uc/item/5sz2q2q1

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Cornell University

8. Chen, Paul Cheng Po. Integration of Photodetectors and Optical Receiver .

Degree: 2008, Cornell University

 As computing systems and communication networks grow more complex, so is the need for higher bandwidth data links. Optical interconnect promises to offer lowercost, high-bandwidth… (more)

Subjects/Keywords: Optical Receiver; Monolithic; CMOS Integration; Phototransistor

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chen, P. C. P. (2008). Integration of Photodetectors and Optical Receiver . (Thesis). Cornell University. Retrieved from http://hdl.handle.net/1813/11623

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Chen, Paul Cheng Po. “Integration of Photodetectors and Optical Receiver .” 2008. Thesis, Cornell University. Accessed August 14, 2020. http://hdl.handle.net/1813/11623.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Chen, Paul Cheng Po. “Integration of Photodetectors and Optical Receiver .” 2008. Web. 14 Aug 2020.

Vancouver:

Chen PCP. Integration of Photodetectors and Optical Receiver . [Internet] [Thesis]. Cornell University; 2008. [cited 2020 Aug 14]. Available from: http://hdl.handle.net/1813/11623.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chen PCP. Integration of Photodetectors and Optical Receiver . [Thesis]. Cornell University; 2008. Available from: http://hdl.handle.net/1813/11623

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

9. Coudron, Loïc. Etude des procédés de gravure électrochimique du silicium pour l'intégration monolithique de composants passifs sur silicium poreux et la réalisation de chemins d'interconnexion : Study of silicon electrochemical etching process for monolithic integration of passive components on porous silicon and for the realization of through silicon via.

Degree: Docteur es, Electronique, 2011, Université François-Rabelais de Tours

Ces travaux de thèse ont pour but l’évaluation et le développement de briques technologiques en silicium poreux répondant à la problématique de l’intégration monolithique 3D… (more)

Subjects/Keywords: Procédés de gravure électrochimique; Intégration monolithique; Composants passifs; Porous silicon; Anodization; Electrochemical etching; Monolithic integration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Coudron, L. (2011). Etude des procédés de gravure électrochimique du silicium pour l'intégration monolithique de composants passifs sur silicium poreux et la réalisation de chemins d'interconnexion : Study of silicon electrochemical etching process for monolithic integration of passive components on porous silicon and for the realization of through silicon via. (Doctoral Dissertation). Université François-Rabelais de Tours. Retrieved from http://www.theses.fr/2011TOUR4028

Chicago Manual of Style (16th Edition):

Coudron, Loïc. “Etude des procédés de gravure électrochimique du silicium pour l'intégration monolithique de composants passifs sur silicium poreux et la réalisation de chemins d'interconnexion : Study of silicon electrochemical etching process for monolithic integration of passive components on porous silicon and for the realization of through silicon via.” 2011. Doctoral Dissertation, Université François-Rabelais de Tours. Accessed August 14, 2020. http://www.theses.fr/2011TOUR4028.

MLA Handbook (7th Edition):

Coudron, Loïc. “Etude des procédés de gravure électrochimique du silicium pour l'intégration monolithique de composants passifs sur silicium poreux et la réalisation de chemins d'interconnexion : Study of silicon electrochemical etching process for monolithic integration of passive components on porous silicon and for the realization of through silicon via.” 2011. Web. 14 Aug 2020.

Vancouver:

Coudron L. Etude des procédés de gravure électrochimique du silicium pour l'intégration monolithique de composants passifs sur silicium poreux et la réalisation de chemins d'interconnexion : Study of silicon electrochemical etching process for monolithic integration of passive components on porous silicon and for the realization of through silicon via. [Internet] [Doctoral dissertation]. Université François-Rabelais de Tours; 2011. [cited 2020 Aug 14]. Available from: http://www.theses.fr/2011TOUR4028.

Council of Science Editors:

Coudron L. Etude des procédés de gravure électrochimique du silicium pour l'intégration monolithique de composants passifs sur silicium poreux et la réalisation de chemins d'interconnexion : Study of silicon electrochemical etching process for monolithic integration of passive components on porous silicon and for the realization of through silicon via. [Doctoral Dissertation]. Université François-Rabelais de Tours; 2011. Available from: http://www.theses.fr/2011TOUR4028


University of Michigan

10. Wu, Fan. Implantable Neural Probes for Electrical Recording and Optical Stimulation of Cellular Level Neural Circuitry in Behaving Animals.

Degree: PhD, Electrical Engineering, 2015, University of Michigan

 In order to advance the understanding of brain function, it is critical to monitor how neural circuits work together and perform computational processing. For the… (more)

Subjects/Keywords: Neural probe; Optogenetics; Silk coating; Semiconductor LED; Monolithic integration; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wu, F. (2015). Implantable Neural Probes for Electrical Recording and Optical Stimulation of Cellular Level Neural Circuitry in Behaving Animals. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/111604

Chicago Manual of Style (16th Edition):

Wu, Fan. “Implantable Neural Probes for Electrical Recording and Optical Stimulation of Cellular Level Neural Circuitry in Behaving Animals.” 2015. Doctoral Dissertation, University of Michigan. Accessed August 14, 2020. http://hdl.handle.net/2027.42/111604.

MLA Handbook (7th Edition):

Wu, Fan. “Implantable Neural Probes for Electrical Recording and Optical Stimulation of Cellular Level Neural Circuitry in Behaving Animals.” 2015. Web. 14 Aug 2020.

Vancouver:

Wu F. Implantable Neural Probes for Electrical Recording and Optical Stimulation of Cellular Level Neural Circuitry in Behaving Animals. [Internet] [Doctoral dissertation]. University of Michigan; 2015. [cited 2020 Aug 14]. Available from: http://hdl.handle.net/2027.42/111604.

Council of Science Editors:

Wu F. Implantable Neural Probes for Electrical Recording and Optical Stimulation of Cellular Level Neural Circuitry in Behaving Animals. [Doctoral Dissertation]. University of Michigan; 2015. Available from: http://hdl.handle.net/2027.42/111604

11. Monnier, Nicolas. Amélioration du traitement amont de pixels térahertz, monolithiquement intégrés en technologie CMOS, pour des systèmes d'imagerie en temps réel : Improvements on front-end terahertz pixels, monolithically integrated in CMOS technology, for real time imaging systems.

Degree: Docteur es, Electronique, 2018, Ecole nationale supérieure Mines-Télécom Atlantique Bretagne Pays de la Loire

Cette thèse s’inscrit dans le développement d’imageurs térahertz en technologie intégrée CMOS avec pour volonté de rendre ces derniers fiables et robustes, de permettre de… (more)

Subjects/Keywords: Térahertz; Imagerie; Pixel; Intégration; CMOS; Monolithique; Antenne; Métasurface; Terahertz; Imaging; Pixel; Integration; CMOS; Monolithic; Antenna; Metasurface; 620

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Monnier, N. (2018). Amélioration du traitement amont de pixels térahertz, monolithiquement intégrés en technologie CMOS, pour des systèmes d'imagerie en temps réel : Improvements on front-end terahertz pixels, monolithically integrated in CMOS technology, for real time imaging systems. (Doctoral Dissertation). Ecole nationale supérieure Mines-Télécom Atlantique Bretagne Pays de la Loire. Retrieved from http://www.theses.fr/2018IMTA0070

Chicago Manual of Style (16th Edition):

Monnier, Nicolas. “Amélioration du traitement amont de pixels térahertz, monolithiquement intégrés en technologie CMOS, pour des systèmes d'imagerie en temps réel : Improvements on front-end terahertz pixels, monolithically integrated in CMOS technology, for real time imaging systems.” 2018. Doctoral Dissertation, Ecole nationale supérieure Mines-Télécom Atlantique Bretagne Pays de la Loire. Accessed August 14, 2020. http://www.theses.fr/2018IMTA0070.

MLA Handbook (7th Edition):

Monnier, Nicolas. “Amélioration du traitement amont de pixels térahertz, monolithiquement intégrés en technologie CMOS, pour des systèmes d'imagerie en temps réel : Improvements on front-end terahertz pixels, monolithically integrated in CMOS technology, for real time imaging systems.” 2018. Web. 14 Aug 2020.

Vancouver:

Monnier N. Amélioration du traitement amont de pixels térahertz, monolithiquement intégrés en technologie CMOS, pour des systèmes d'imagerie en temps réel : Improvements on front-end terahertz pixels, monolithically integrated in CMOS technology, for real time imaging systems. [Internet] [Doctoral dissertation]. Ecole nationale supérieure Mines-Télécom Atlantique Bretagne Pays de la Loire; 2018. [cited 2020 Aug 14]. Available from: http://www.theses.fr/2018IMTA0070.

Council of Science Editors:

Monnier N. Amélioration du traitement amont de pixels térahertz, monolithiquement intégrés en technologie CMOS, pour des systèmes d'imagerie en temps réel : Improvements on front-end terahertz pixels, monolithically integrated in CMOS technology, for real time imaging systems. [Doctoral Dissertation]. Ecole nationale supérieure Mines-Télécom Atlantique Bretagne Pays de la Loire; 2018. Available from: http://www.theses.fr/2018IMTA0070


Virginia Tech

12. Deng, Haifei. Modeling and Design of a Monolithic High Frequency Synchronous Buck with Fast Transient Response.

Degree: PhD, Electrical and Computer Engineering, 2005, Virginia Tech

 With the electronic equipments becoming more and more complicated, the requirements for the power management are more and more strict. Efficient performance, high functionality, small… (more)

Subjects/Keywords: high frequency; switching regulator; fast transient response; Monolithic integration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Deng, H. (2005). Modeling and Design of a Monolithic High Frequency Synchronous Buck with Fast Transient Response. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/26226

Chicago Manual of Style (16th Edition):

Deng, Haifei. “Modeling and Design of a Monolithic High Frequency Synchronous Buck with Fast Transient Response.” 2005. Doctoral Dissertation, Virginia Tech. Accessed August 14, 2020. http://hdl.handle.net/10919/26226.

MLA Handbook (7th Edition):

Deng, Haifei. “Modeling and Design of a Monolithic High Frequency Synchronous Buck with Fast Transient Response.” 2005. Web. 14 Aug 2020.

Vancouver:

Deng H. Modeling and Design of a Monolithic High Frequency Synchronous Buck with Fast Transient Response. [Internet] [Doctoral dissertation]. Virginia Tech; 2005. [cited 2020 Aug 14]. Available from: http://hdl.handle.net/10919/26226.

Council of Science Editors:

Deng H. Modeling and Design of a Monolithic High Frequency Synchronous Buck with Fast Transient Response. [Doctoral Dissertation]. Virginia Tech; 2005. Available from: http://hdl.handle.net/10919/26226

13. Gaillardon, Pierre-Emmanuel. Reconfigurable Logic Architectures based on Disruptive Technologies : Architectures logiques reconfigurables utilisant les propriétés de l'électronique moléculaire.

Degree: Docteur es, Dispositifs de l'électronique intégrée, 2011, Ecully, Ecole centrale de Lyon

Durant les quatre dernières décennies, l’industrie des semi-conducteurs a connu une croissance exponentielle. En accord avec l’ITRS et à mesure de l'approche vers le nanomètre,… (more)

Subjects/Keywords: Conception Proche-Techno; PCM; 3-D monolithique; Nanofils; DG-CNFET; Crossbars; Nanoarchitectures; Benchmarking; Process-Design co-integration; Monolithic 3-D; NWFET

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Gaillardon, P. (2011). Reconfigurable Logic Architectures based on Disruptive Technologies : Architectures logiques reconfigurables utilisant les propriétés de l'électronique moléculaire. (Doctoral Dissertation). Ecully, Ecole centrale de Lyon. Retrieved from http://www.theses.fr/2011ECDL0027

Chicago Manual of Style (16th Edition):

Gaillardon, Pierre-Emmanuel. “Reconfigurable Logic Architectures based on Disruptive Technologies : Architectures logiques reconfigurables utilisant les propriétés de l'électronique moléculaire.” 2011. Doctoral Dissertation, Ecully, Ecole centrale de Lyon. Accessed August 14, 2020. http://www.theses.fr/2011ECDL0027.

MLA Handbook (7th Edition):

Gaillardon, Pierre-Emmanuel. “Reconfigurable Logic Architectures based on Disruptive Technologies : Architectures logiques reconfigurables utilisant les propriétés de l'électronique moléculaire.” 2011. Web. 14 Aug 2020.

Vancouver:

Gaillardon P. Reconfigurable Logic Architectures based on Disruptive Technologies : Architectures logiques reconfigurables utilisant les propriétés de l'électronique moléculaire. [Internet] [Doctoral dissertation]. Ecully, Ecole centrale de Lyon; 2011. [cited 2020 Aug 14]. Available from: http://www.theses.fr/2011ECDL0027.

Council of Science Editors:

Gaillardon P. Reconfigurable Logic Architectures based on Disruptive Technologies : Architectures logiques reconfigurables utilisant les propriétés de l'électronique moléculaire. [Doctoral Dissertation]. Ecully, Ecole centrale de Lyon; 2011. Available from: http://www.theses.fr/2011ECDL0027


University of Colorado

14. Wade, Mark T. Devices and Systems-on-Chip for Photonic Communication Links in a Microprocessor.

Degree: PhD, 2015, University of Colorado

  For the first time, high-performance photonic devices and electronic-photonic systems-on-chip are monolithically integrated in an advanced CMOS microelectronics fabrication process. This includes a silicon… (more)

Subjects/Keywords: microrings; monolithic integration; optical communication; photonic systems-on-chip; silicon photonics; vertical grating couplers; Semiconductor and Optical Materials

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wade, M. T. (2015). Devices and Systems-on-Chip for Photonic Communication Links in a Microprocessor. (Doctoral Dissertation). University of Colorado. Retrieved from https://scholar.colorado.edu/ecen_gradetds/139

Chicago Manual of Style (16th Edition):

Wade, Mark T. “Devices and Systems-on-Chip for Photonic Communication Links in a Microprocessor.” 2015. Doctoral Dissertation, University of Colorado. Accessed August 14, 2020. https://scholar.colorado.edu/ecen_gradetds/139.

MLA Handbook (7th Edition):

Wade, Mark T. “Devices and Systems-on-Chip for Photonic Communication Links in a Microprocessor.” 2015. Web. 14 Aug 2020.

Vancouver:

Wade MT. Devices and Systems-on-Chip for Photonic Communication Links in a Microprocessor. [Internet] [Doctoral dissertation]. University of Colorado; 2015. [cited 2020 Aug 14]. Available from: https://scholar.colorado.edu/ecen_gradetds/139.

Council of Science Editors:

Wade MT. Devices and Systems-on-Chip for Photonic Communication Links in a Microprocessor. [Doctoral Dissertation]. University of Colorado; 2015. Available from: https://scholar.colorado.edu/ecen_gradetds/139


Universitat Autònoma de Barcelona

15. Riverola Borreguero, Martín. Micro and Nano-electro-mechanical devices in the CMOS back end and their applications.

Degree: Departament d'Enginyeria Electrònica, 2017, Universitat Autònoma de Barcelona

 Recently, several new emerging devices are starting to be explored because the traditional down-scaling approach of the complementary metal-oxide-semiconductor (CMOS) technology (often called “More Moore”)… (more)

Subjects/Keywords: CMOS-MEMS; Relé mecànic; Relé mecánico; Mechanical relay; Integració monolítica; Integración monolítica; Monolithic integration; Tecnologies; 621

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Riverola Borreguero, M. (2017). Micro and Nano-electro-mechanical devices in the CMOS back end and their applications. (Thesis). Universitat Autònoma de Barcelona. Retrieved from http://hdl.handle.net/10803/458694

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Riverola Borreguero, Martín. “Micro and Nano-electro-mechanical devices in the CMOS back end and their applications.” 2017. Thesis, Universitat Autònoma de Barcelona. Accessed August 14, 2020. http://hdl.handle.net/10803/458694.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Riverola Borreguero, Martín. “Micro and Nano-electro-mechanical devices in the CMOS back end and their applications.” 2017. Web. 14 Aug 2020.

Vancouver:

Riverola Borreguero M. Micro and Nano-electro-mechanical devices in the CMOS back end and their applications. [Internet] [Thesis]. Universitat Autònoma de Barcelona; 2017. [cited 2020 Aug 14]. Available from: http://hdl.handle.net/10803/458694.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Riverola Borreguero M. Micro and Nano-electro-mechanical devices in the CMOS back end and their applications. [Thesis]. Universitat Autònoma de Barcelona; 2017. Available from: http://hdl.handle.net/10803/458694

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Central Florida

16. Bickel, Nathan. Electro-optical And All-optical Switching In Multimode Interference Waveguides Incorporating Semiconductor Nanostructures.

Degree: 2010, University of Central Florida

 The application of epitaxially grown, III-V semiconductor-based nanostructures to the development of electro-optical and all-optical switches is investigated through the fabrication and testing of integrated… (more)

Subjects/Keywords: vacancy disordering; quantum dots; quantum wells; all-optical; electro-optical; multimode interference; photonic integrated circuit; monolithic integration; Electromagnetics and Photonics; Optics

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Bickel, N. (2010). Electro-optical And All-optical Switching In Multimode Interference Waveguides Incorporating Semiconductor Nanostructures. (Doctoral Dissertation). University of Central Florida. Retrieved from https://stars.library.ucf.edu/etd/4282

Chicago Manual of Style (16th Edition):

Bickel, Nathan. “Electro-optical And All-optical Switching In Multimode Interference Waveguides Incorporating Semiconductor Nanostructures.” 2010. Doctoral Dissertation, University of Central Florida. Accessed August 14, 2020. https://stars.library.ucf.edu/etd/4282.

MLA Handbook (7th Edition):

Bickel, Nathan. “Electro-optical And All-optical Switching In Multimode Interference Waveguides Incorporating Semiconductor Nanostructures.” 2010. Web. 14 Aug 2020.

Vancouver:

Bickel N. Electro-optical And All-optical Switching In Multimode Interference Waveguides Incorporating Semiconductor Nanostructures. [Internet] [Doctoral dissertation]. University of Central Florida; 2010. [cited 2020 Aug 14]. Available from: https://stars.library.ucf.edu/etd/4282.

Council of Science Editors:

Bickel N. Electro-optical And All-optical Switching In Multimode Interference Waveguides Incorporating Semiconductor Nanostructures. [Doctoral Dissertation]. University of Central Florida; 2010. Available from: https://stars.library.ucf.edu/etd/4282

17. Capelle, Marie. Intégration monolithique de composants bipolaires et de circuits radiofréquences sur substrats mixtes silicium/silicium poreux : Monolithic integration of bipolar devices and radiofrequency circuits on porous silicon/silicon hybrid substrates.

Degree: Docteur es, Electronique, 2013, Université François-Rabelais de Tours

Le récent essor des systèmes de communication sans fil implique le développement de circuits RF performants, à fort taux d’intégration, bas coût, et adaptés à… (more)

Subjects/Keywords: Silicium poreux; Microélectronique; Intégration monolithique; Radiofréquences; Filtres; Inductances; Lignes de transmission; Porous silicon; Microelectronic; Monolithic integration; Radiofrequency; Filters; Inductors; Transmission lines

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Capelle, M. (2013). Intégration monolithique de composants bipolaires et de circuits radiofréquences sur substrats mixtes silicium/silicium poreux : Monolithic integration of bipolar devices and radiofrequency circuits on porous silicon/silicon hybrid substrates. (Doctoral Dissertation). Université François-Rabelais de Tours. Retrieved from http://www.theses.fr/2013TOUR4028

Chicago Manual of Style (16th Edition):

Capelle, Marie. “Intégration monolithique de composants bipolaires et de circuits radiofréquences sur substrats mixtes silicium/silicium poreux : Monolithic integration of bipolar devices and radiofrequency circuits on porous silicon/silicon hybrid substrates.” 2013. Doctoral Dissertation, Université François-Rabelais de Tours. Accessed August 14, 2020. http://www.theses.fr/2013TOUR4028.

MLA Handbook (7th Edition):

Capelle, Marie. “Intégration monolithique de composants bipolaires et de circuits radiofréquences sur substrats mixtes silicium/silicium poreux : Monolithic integration of bipolar devices and radiofrequency circuits on porous silicon/silicon hybrid substrates.” 2013. Web. 14 Aug 2020.

Vancouver:

Capelle M. Intégration monolithique de composants bipolaires et de circuits radiofréquences sur substrats mixtes silicium/silicium poreux : Monolithic integration of bipolar devices and radiofrequency circuits on porous silicon/silicon hybrid substrates. [Internet] [Doctoral dissertation]. Université François-Rabelais de Tours; 2013. [cited 2020 Aug 14]. Available from: http://www.theses.fr/2013TOUR4028.

Council of Science Editors:

Capelle M. Intégration monolithique de composants bipolaires et de circuits radiofréquences sur substrats mixtes silicium/silicium poreux : Monolithic integration of bipolar devices and radiofrequency circuits on porous silicon/silicon hybrid substrates. [Doctoral Dissertation]. Université François-Rabelais de Tours; 2013. Available from: http://www.theses.fr/2013TOUR4028


Université de Grenoble

18. Simonot, Thimothé. Conception et hybridation de l'environnement électronique des composants de puissance à structure verticale : Design and hybridation of electronic environment of vertical power devices.

Degree: Docteur es, Sciences et technologie industrielles, 2011, Université de Grenoble

Ces travaux de thèse portent sur l'intégration hétérogène des fonctions de commande pour des transistors de puissance verticaux à grille isolée. Ce travail a consisté… (more)

Subjects/Keywords: Integration des convertisseurs de puissance; Hybridation technologique; Conception de la commande rapprochee integree-; Power converter integration; Technologic hybridation; Design of monolithic gate driver; 620

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Simonot, T. (2011). Conception et hybridation de l'environnement électronique des composants de puissance à structure verticale : Design and hybridation of electronic environment of vertical power devices. (Doctoral Dissertation). Université de Grenoble. Retrieved from http://www.theses.fr/2011GRENT127

Chicago Manual of Style (16th Edition):

Simonot, Thimothé. “Conception et hybridation de l'environnement électronique des composants de puissance à structure verticale : Design and hybridation of electronic environment of vertical power devices.” 2011. Doctoral Dissertation, Université de Grenoble. Accessed August 14, 2020. http://www.theses.fr/2011GRENT127.

MLA Handbook (7th Edition):

Simonot, Thimothé. “Conception et hybridation de l'environnement électronique des composants de puissance à structure verticale : Design and hybridation of electronic environment of vertical power devices.” 2011. Web. 14 Aug 2020.

Vancouver:

Simonot T. Conception et hybridation de l'environnement électronique des composants de puissance à structure verticale : Design and hybridation of electronic environment of vertical power devices. [Internet] [Doctoral dissertation]. Université de Grenoble; 2011. [cited 2020 Aug 14]. Available from: http://www.theses.fr/2011GRENT127.

Council of Science Editors:

Simonot T. Conception et hybridation de l'environnement électronique des composants de puissance à structure verticale : Design and hybridation of electronic environment of vertical power devices. [Doctoral Dissertation]. Université de Grenoble; 2011. Available from: http://www.theses.fr/2011GRENT127


University of Waterloo

19. Singh, Tejinder. Monolithically Integrated Phase Change Material GeTe-Based RF Components for Millimeter Wave Applications.

Degree: 2020, University of Waterloo

 RF switches are the fundamental building blocks for realizing reconfigurable front-ends in communication devices. Currently available RF switches are dominated by semiconductor technology which, while… (more)

Subjects/Keywords: phase change material (PCM); germanium Telluride (GeTe); monolithic integration; millimeter wave (mmWave) circuits; reliability; RF switches; switch matrix; phase shifter; reconfigurable RF components; cryogenic RF measurements; microfabrication; variable attenuator; impedance tuner; capacitor bank; 5G; radio frequency integrated circuits (RFIC); monolithic microwave integrated circuits (MMIC)

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Singh, T. (2020). Monolithically Integrated Phase Change Material GeTe-Based RF Components for Millimeter Wave Applications. (Thesis). University of Waterloo. Retrieved from http://hdl.handle.net/10012/15906

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Singh, Tejinder. “Monolithically Integrated Phase Change Material GeTe-Based RF Components for Millimeter Wave Applications.” 2020. Thesis, University of Waterloo. Accessed August 14, 2020. http://hdl.handle.net/10012/15906.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Singh, Tejinder. “Monolithically Integrated Phase Change Material GeTe-Based RF Components for Millimeter Wave Applications.” 2020. Web. 14 Aug 2020.

Vancouver:

Singh T. Monolithically Integrated Phase Change Material GeTe-Based RF Components for Millimeter Wave Applications. [Internet] [Thesis]. University of Waterloo; 2020. [cited 2020 Aug 14]. Available from: http://hdl.handle.net/10012/15906.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Singh T. Monolithically Integrated Phase Change Material GeTe-Based RF Components for Millimeter Wave Applications. [Thesis]. University of Waterloo; 2020. Available from: http://hdl.handle.net/10012/15906

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

20. Báez Medina, Héctor. Estudo de viabilidade de integração de micro-lâmpadas incandescentes com filtros interferenciais.

Degree: PhD, Microeletrônica, 2011, University of São Paulo

No presente trabalho foi realizado um estudo da viabilidade de integrar dois dispositivos ópticos: micro-lâmpadas incandescentes e filtros interferenciais com o objetivo de construir um… (more)

Subjects/Keywords: Filtros interferenciais; Integração monolítica; Integrated optics; Interferometric filters; Micro-lâmpadas; Micro-lamps; Monolithic integration; Óptica integrada; Oxinitreto de silício; PECVD; PECVD; Silicon oxynitride

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Báez Medina, H. (2011). Estudo de viabilidade de integração de micro-lâmpadas incandescentes com filtros interferenciais. (Doctoral Dissertation). University of São Paulo. Retrieved from http://www.teses.usp.br/teses/disponiveis/3/3140/tde-01092011-155430/ ;

Chicago Manual of Style (16th Edition):

Báez Medina, Héctor. “Estudo de viabilidade de integração de micro-lâmpadas incandescentes com filtros interferenciais.” 2011. Doctoral Dissertation, University of São Paulo. Accessed August 14, 2020. http://www.teses.usp.br/teses/disponiveis/3/3140/tde-01092011-155430/ ;.

MLA Handbook (7th Edition):

Báez Medina, Héctor. “Estudo de viabilidade de integração de micro-lâmpadas incandescentes com filtros interferenciais.” 2011. Web. 14 Aug 2020.

Vancouver:

Báez Medina H. Estudo de viabilidade de integração de micro-lâmpadas incandescentes com filtros interferenciais. [Internet] [Doctoral dissertation]. University of São Paulo; 2011. [cited 2020 Aug 14]. Available from: http://www.teses.usp.br/teses/disponiveis/3/3140/tde-01092011-155430/ ;.

Council of Science Editors:

Báez Medina H. Estudo de viabilidade de integração de micro-lâmpadas incandescentes com filtros interferenciais. [Doctoral Dissertation]. University of São Paulo; 2011. Available from: http://www.teses.usp.br/teses/disponiveis/3/3140/tde-01092011-155430/ ;


The Ohio State University

21. Kwon, Ojin. Monolithic integration of III-V optoelectronics on SI.

Degree: PhD, Electrical Engineering, 2005, The Ohio State University

Integration of III-V materials on Si substrates has been a driving force in the area of lattice-mismatched growth to selectively provide the complementary material properties… (more)

Subjects/Keywords: III/V on Si; SiGe; Metamorphic; Monolithic Integration; AlGaInP; Visible LED; Visible LD

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kwon, O. (2005). Monolithic integration of III-V optoelectronics on SI. (Doctoral Dissertation). The Ohio State University. Retrieved from http://rave.ohiolink.edu/etdc/view?acc_num=osu1124192126

Chicago Manual of Style (16th Edition):

Kwon, Ojin. “Monolithic integration of III-V optoelectronics on SI.” 2005. Doctoral Dissertation, The Ohio State University. Accessed August 14, 2020. http://rave.ohiolink.edu/etdc/view?acc_num=osu1124192126.

MLA Handbook (7th Edition):

Kwon, Ojin. “Monolithic integration of III-V optoelectronics on SI.” 2005. Web. 14 Aug 2020.

Vancouver:

Kwon O. Monolithic integration of III-V optoelectronics on SI. [Internet] [Doctoral dissertation]. The Ohio State University; 2005. [cited 2020 Aug 14]. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=osu1124192126.

Council of Science Editors:

Kwon O. Monolithic integration of III-V optoelectronics on SI. [Doctoral Dissertation]. The Ohio State University; 2005. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=osu1124192126

22. Gobaut, Benoît. Systèmes épitaxiés faiblement liés : le cas Ge/SrTiO3 : Fe-N thin films made by ion implantation : structural and magnetic properties.

Degree: Docteur es, Electronique, Electrotechnique et Automatique, 2012, Ecully, Ecole centrale de Lyon

Dans un contexte où les limites intrinsèques des matériaux classiques de l’industrie CMOS sont en passe d’être atteintes du fait de la forte miniaturisation des… (more)

Subjects/Keywords: Semi-conducteurs; Oxydes; Ge; III-V; SrTiO3; GIXS; RHEED; XPS; TEM; Intégration monolithique; Épitaxie; MBE; Semiconductors; Oxides; Ge; III-V; SrTiO3; GIXS; RHEED; XPS; TEM; Monolithic integration; Epitaxy; MBE

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Gobaut, B. (2012). Systèmes épitaxiés faiblement liés : le cas Ge/SrTiO3 : Fe-N thin films made by ion implantation : structural and magnetic properties. (Doctoral Dissertation). Ecully, Ecole centrale de Lyon. Retrieved from http://www.theses.fr/2012ECDL0058

Chicago Manual of Style (16th Edition):

Gobaut, Benoît. “Systèmes épitaxiés faiblement liés : le cas Ge/SrTiO3 : Fe-N thin films made by ion implantation : structural and magnetic properties.” 2012. Doctoral Dissertation, Ecully, Ecole centrale de Lyon. Accessed August 14, 2020. http://www.theses.fr/2012ECDL0058.

MLA Handbook (7th Edition):

Gobaut, Benoît. “Systèmes épitaxiés faiblement liés : le cas Ge/SrTiO3 : Fe-N thin films made by ion implantation : structural and magnetic properties.” 2012. Web. 14 Aug 2020.

Vancouver:

Gobaut B. Systèmes épitaxiés faiblement liés : le cas Ge/SrTiO3 : Fe-N thin films made by ion implantation : structural and magnetic properties. [Internet] [Doctoral dissertation]. Ecully, Ecole centrale de Lyon; 2012. [cited 2020 Aug 14]. Available from: http://www.theses.fr/2012ECDL0058.

Council of Science Editors:

Gobaut B. Systèmes épitaxiés faiblement liés : le cas Ge/SrTiO3 : Fe-N thin films made by ion implantation : structural and magnetic properties. [Doctoral Dissertation]. Ecully, Ecole centrale de Lyon; 2012. Available from: http://www.theses.fr/2012ECDL0058

23. Yu, Ye. Heterogeneous Monolithic 3D and FinFET Architectures for Energy-efficient Computing .

Degree: PhD, 2019, Princeton University

 More transistors are integrated within the same footprint area as the technology node shrinks to deliver higher performance. However, this is accompanied by higher power… (more)

Subjects/Keywords: Deep learning; FinFET; Heterogeneous architecture; Monolithic 3D integration; Neural network

…Furthermore, monolithic 3D integration results in a performance gain through interconnect length… …reduction instead of transistor scaling [206]. Several monolithic 3D integration styles… …x28;b). Gate-level monolithic integration can reuse 2D design platforms and reduce the… …bandwidth and latency [179, 215]. Architectures enabled by monolithic 3D integration… …digitizes the signal for further processing. A detailed monolithic 3D integration process is… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yu, Y. (2019). Heterogeneous Monolithic 3D and FinFET Architectures for Energy-efficient Computing . (Doctoral Dissertation). Princeton University. Retrieved from http://arks.princeton.edu/ark:/88435/dsp01r781wj908

Chicago Manual of Style (16th Edition):

Yu, Ye. “Heterogeneous Monolithic 3D and FinFET Architectures for Energy-efficient Computing .” 2019. Doctoral Dissertation, Princeton University. Accessed August 14, 2020. http://arks.princeton.edu/ark:/88435/dsp01r781wj908.

MLA Handbook (7th Edition):

Yu, Ye. “Heterogeneous Monolithic 3D and FinFET Architectures for Energy-efficient Computing .” 2019. Web. 14 Aug 2020.

Vancouver:

Yu Y. Heterogeneous Monolithic 3D and FinFET Architectures for Energy-efficient Computing . [Internet] [Doctoral dissertation]. Princeton University; 2019. [cited 2020 Aug 14]. Available from: http://arks.princeton.edu/ark:/88435/dsp01r781wj908.

Council of Science Editors:

Yu Y. Heterogeneous Monolithic 3D and FinFET Architectures for Energy-efficient Computing . [Doctoral Dissertation]. Princeton University; 2019. Available from: http://arks.princeton.edu/ark:/88435/dsp01r781wj908


Université Paris-Sud – Paris XI

24. Legendre, Olivier. Conception et réalisation d'un capteur MEMS multifonctions : Design and Realization of a Multi-Function MEMS Sensor.

Degree: Docteur es, Physique, 2013, Université Paris-Sud – Paris XI

La problématique entourant la mise en oeuvre, la conception et le conditionnement de micro-capteurs au sein d'une application embarquée représente un enjeu industriel majeur, consiste… (more)

Subjects/Keywords: MEMS; Capteurs-multi-fonctions; Intégration monolithique; Diffusion de la chaleur; Methode Transitoire du fil chaud; MEMS; Multi-Sensor; Monolithic integration; Heat diffusion; Transient-Hot-Wire-Technic

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Legendre, O. (2013). Conception et réalisation d'un capteur MEMS multifonctions : Design and Realization of a Multi-Function MEMS Sensor. (Doctoral Dissertation). Université Paris-Sud – Paris XI. Retrieved from http://www.theses.fr/2013PA112238

Chicago Manual of Style (16th Edition):

Legendre, Olivier. “Conception et réalisation d'un capteur MEMS multifonctions : Design and Realization of a Multi-Function MEMS Sensor.” 2013. Doctoral Dissertation, Université Paris-Sud – Paris XI. Accessed August 14, 2020. http://www.theses.fr/2013PA112238.

MLA Handbook (7th Edition):

Legendre, Olivier. “Conception et réalisation d'un capteur MEMS multifonctions : Design and Realization of a Multi-Function MEMS Sensor.” 2013. Web. 14 Aug 2020.

Vancouver:

Legendre O. Conception et réalisation d'un capteur MEMS multifonctions : Design and Realization of a Multi-Function MEMS Sensor. [Internet] [Doctoral dissertation]. Université Paris-Sud – Paris XI; 2013. [cited 2020 Aug 14]. Available from: http://www.theses.fr/2013PA112238.

Council of Science Editors:

Legendre O. Conception et réalisation d'un capteur MEMS multifonctions : Design and Realization of a Multi-Function MEMS Sensor. [Doctoral Dissertation]. Université Paris-Sud – Paris XI; 2013. Available from: http://www.theses.fr/2013PA112238


Université de Sherbrooke

25. Lee Sang, Bruno. Développement de procédés technologiques pour une intégration 3D monolithique de dispositifs nanoélectroniques sur CMOS.

Degree: 2016, Université de Sherbrooke

 Abstract : The single electron transistor (SET) is a nanoelectronic device very attractive due to its ultra-low power consumption and its high integration density, but… (more)

Subjects/Keywords: Transistor monoélectronique (SET); CMOS; Intégration 3D monolithique; BEOL; Gravure plasma; Électrolithographie; Nanodamascène; Nanofabrication; Single electron transistor (SET); 3D monolithic integration; Plasma etching; Electrolithography; Nanodamascene

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lee Sang, B. (2016). Développement de procédés technologiques pour une intégration 3D monolithique de dispositifs nanoélectroniques sur CMOS. (Doctoral Dissertation). Université de Sherbrooke. Retrieved from http://hdl.handle.net/11143/8955

Chicago Manual of Style (16th Edition):

Lee Sang, Bruno. “Développement de procédés technologiques pour une intégration 3D monolithique de dispositifs nanoélectroniques sur CMOS.” 2016. Doctoral Dissertation, Université de Sherbrooke. Accessed August 14, 2020. http://hdl.handle.net/11143/8955.

MLA Handbook (7th Edition):

Lee Sang, Bruno. “Développement de procédés technologiques pour une intégration 3D monolithique de dispositifs nanoélectroniques sur CMOS.” 2016. Web. 14 Aug 2020.

Vancouver:

Lee Sang B. Développement de procédés technologiques pour une intégration 3D monolithique de dispositifs nanoélectroniques sur CMOS. [Internet] [Doctoral dissertation]. Université de Sherbrooke; 2016. [cited 2020 Aug 14]. Available from: http://hdl.handle.net/11143/8955.

Council of Science Editors:

Lee Sang B. Développement de procédés technologiques pour une intégration 3D monolithique de dispositifs nanoélectroniques sur CMOS. [Doctoral Dissertation]. Université de Sherbrooke; 2016. Available from: http://hdl.handle.net/11143/8955

26. To, Duc Ngoc. Circuit de pilotage intégré pour transistor de puissance : Integrated driving circuit for power transistor.

Degree: Docteur es, Génie électrique, 2015, Université Grenoble Alpes (ComUE)

Ces travaux de thèse s’inscrivent dans le cadre d’une collaboration entre les laboratoires G2ELAB et IMEP-LAHC en lien avec le projet BQR WiSiTUDe (Grenoble-INP). Le… (more)

Subjects/Keywords: Driver intégré; Transformateur sans noyau magnétique; Driver isolé; Intégration CMOS; Intégration SOI; Intégration monolithique; Integrated driver; Coreless transformer; Isolated driver; CMOS driver; SOI driver; Monolithic integration; 620

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

To, D. N. (2015). Circuit de pilotage intégré pour transistor de puissance : Integrated driving circuit for power transistor. (Doctoral Dissertation). Université Grenoble Alpes (ComUE). Retrieved from http://www.theses.fr/2015GREAT017

Chicago Manual of Style (16th Edition):

To, Duc Ngoc. “Circuit de pilotage intégré pour transistor de puissance : Integrated driving circuit for power transistor.” 2015. Doctoral Dissertation, Université Grenoble Alpes (ComUE). Accessed August 14, 2020. http://www.theses.fr/2015GREAT017.

MLA Handbook (7th Edition):

To, Duc Ngoc. “Circuit de pilotage intégré pour transistor de puissance : Integrated driving circuit for power transistor.” 2015. Web. 14 Aug 2020.

Vancouver:

To DN. Circuit de pilotage intégré pour transistor de puissance : Integrated driving circuit for power transistor. [Internet] [Doctoral dissertation]. Université Grenoble Alpes (ComUE); 2015. [cited 2020 Aug 14]. Available from: http://www.theses.fr/2015GREAT017.

Council of Science Editors:

To DN. Circuit de pilotage intégré pour transistor de puissance : Integrated driving circuit for power transistor. [Doctoral Dissertation]. Université Grenoble Alpes (ComUE); 2015. Available from: http://www.theses.fr/2015GREAT017

27. Le, Thanh Long. Isolation galvanique intégrée pour nouveaux transitors de puissance : Galvanic isolation integrated for new power transistors.

Degree: Docteur es, Génie électrique, 2015, Université Grenoble Alpes (ComUE)

Ces travaux de thèse proposent une approche de réalisation d'intégration d'isolation galvanique optique plus performante entre la partie de commande éloignée et la partie de… (more)

Subjects/Keywords: Driver intégré; Isolation galvanique optique; Driver isolé; Intégration CMOS; Intégration SOI; Intégration monolithique; Integrated driver; Optical isolation; Isolated driver; CMOS driver; SOI driver; Monolithic integration; 620

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Le, T. L. (2015). Isolation galvanique intégrée pour nouveaux transitors de puissance : Galvanic isolation integrated for new power transistors. (Doctoral Dissertation). Université Grenoble Alpes (ComUE). Retrieved from http://www.theses.fr/2015GREAT105

Chicago Manual of Style (16th Edition):

Le, Thanh Long. “Isolation galvanique intégrée pour nouveaux transitors de puissance : Galvanic isolation integrated for new power transistors.” 2015. Doctoral Dissertation, Université Grenoble Alpes (ComUE). Accessed August 14, 2020. http://www.theses.fr/2015GREAT105.

MLA Handbook (7th Edition):

Le, Thanh Long. “Isolation galvanique intégrée pour nouveaux transitors de puissance : Galvanic isolation integrated for new power transistors.” 2015. Web. 14 Aug 2020.

Vancouver:

Le TL. Isolation galvanique intégrée pour nouveaux transitors de puissance : Galvanic isolation integrated for new power transistors. [Internet] [Doctoral dissertation]. Université Grenoble Alpes (ComUE); 2015. [cited 2020 Aug 14]. Available from: http://www.theses.fr/2015GREAT105.

Council of Science Editors:

Le TL. Isolation galvanique intégrée pour nouveaux transitors de puissance : Galvanic isolation integrated for new power transistors. [Doctoral Dissertation]. Université Grenoble Alpes (ComUE); 2015. Available from: http://www.theses.fr/2015GREAT105

28. Beaurepaire, Sylvain. Effet de recuits thermiques sur des diélectriques à faible permittivité pour des applications Back-End-of-Line intermédiaire en vue d'une intégration 3D séquentielle : Effect of thermal annealing on low-k dielectrics for iBEOL in view of 3D sequential integration.

Degree: Docteur es, Nanoélectronique et nanotechnologie, 2019, Université Grenoble Alpes (ComUE)

L’utilisation de diélectriques à faible permittivité (low-k) devient nécessaire pour les intégrations de type 3D monolithiques, notamment comme couche diélectrique d’isolation susceptibles de tenir des… (more)

Subjects/Keywords: Diélectrique à faible permittivité; Intégration monolithique en 3D; Fiabilité d’oxydes; Couches diélectriques minces; Low dielectric permitivity; 3D monolithic integration; Oxyde fiability; Dielectric thin-Layers; 620

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Beaurepaire, S. (2019). Effet de recuits thermiques sur des diélectriques à faible permittivité pour des applications Back-End-of-Line intermédiaire en vue d'une intégration 3D séquentielle : Effect of thermal annealing on low-k dielectrics for iBEOL in view of 3D sequential integration. (Doctoral Dissertation). Université Grenoble Alpes (ComUE). Retrieved from http://www.theses.fr/2019GREAT085

Chicago Manual of Style (16th Edition):

Beaurepaire, Sylvain. “Effet de recuits thermiques sur des diélectriques à faible permittivité pour des applications Back-End-of-Line intermédiaire en vue d'une intégration 3D séquentielle : Effect of thermal annealing on low-k dielectrics for iBEOL in view of 3D sequential integration.” 2019. Doctoral Dissertation, Université Grenoble Alpes (ComUE). Accessed August 14, 2020. http://www.theses.fr/2019GREAT085.

MLA Handbook (7th Edition):

Beaurepaire, Sylvain. “Effet de recuits thermiques sur des diélectriques à faible permittivité pour des applications Back-End-of-Line intermédiaire en vue d'une intégration 3D séquentielle : Effect of thermal annealing on low-k dielectrics for iBEOL in view of 3D sequential integration.” 2019. Web. 14 Aug 2020.

Vancouver:

Beaurepaire S. Effet de recuits thermiques sur des diélectriques à faible permittivité pour des applications Back-End-of-Line intermédiaire en vue d'une intégration 3D séquentielle : Effect of thermal annealing on low-k dielectrics for iBEOL in view of 3D sequential integration. [Internet] [Doctoral dissertation]. Université Grenoble Alpes (ComUE); 2019. [cited 2020 Aug 14]. Available from: http://www.theses.fr/2019GREAT085.

Council of Science Editors:

Beaurepaire S. Effet de recuits thermiques sur des diélectriques à faible permittivité pour des applications Back-End-of-Line intermédiaire en vue d'une intégration 3D séquentielle : Effect of thermal annealing on low-k dielectrics for iBEOL in view of 3D sequential integration. [Doctoral Dissertation]. Université Grenoble Alpes (ComUE); 2019. Available from: http://www.theses.fr/2019GREAT085

29. Lale, Adem. Architectures d'intégration mixte monolithique-hybride de cellules de commutation de puissance sur puces multi-pôles silicium et assemblages optimisés : Mixed monolithic-hybrid integration of power switching cells on multi-terminal silicon chips and optimized assemblies.

Degree: Docteur es, Composants et systèmes de gestion de l'énergie, 2017, Université Toulouse III – Paul Sabatier

Actuellement, le module de puissance (convertisseur de puissance) standard hybride 2D est la technologie de référence qui domine le marché de la moyenne et de… (more)

Subjects/Keywords: Convertisseur de puissance multi-phase; Cellule de commutation; Intégration monolithique; Intégration hybride; Reverse Conducting-IGBT (RC-IGBT); Simulation SentaurusTM TCAD; Carte PCB prototype; Microélectronique; Microfabrication; Multi-phase power converter; Power switching cell; Monolithic integration; Hybrid integration; Reverse Conducting-IGBT (RC-IGBT); SentaurusTM TCAD simulation; PCB prototype; Microelectronics

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lale, A. (2017). Architectures d'intégration mixte monolithique-hybride de cellules de commutation de puissance sur puces multi-pôles silicium et assemblages optimisés : Mixed monolithic-hybrid integration of power switching cells on multi-terminal silicon chips and optimized assemblies. (Doctoral Dissertation). Université Toulouse III – Paul Sabatier. Retrieved from http://www.theses.fr/2017TOU30174

Chicago Manual of Style (16th Edition):

Lale, Adem. “Architectures d'intégration mixte monolithique-hybride de cellules de commutation de puissance sur puces multi-pôles silicium et assemblages optimisés : Mixed monolithic-hybrid integration of power switching cells on multi-terminal silicon chips and optimized assemblies.” 2017. Doctoral Dissertation, Université Toulouse III – Paul Sabatier. Accessed August 14, 2020. http://www.theses.fr/2017TOU30174.

MLA Handbook (7th Edition):

Lale, Adem. “Architectures d'intégration mixte monolithique-hybride de cellules de commutation de puissance sur puces multi-pôles silicium et assemblages optimisés : Mixed monolithic-hybrid integration of power switching cells on multi-terminal silicon chips and optimized assemblies.” 2017. Web. 14 Aug 2020.

Vancouver:

Lale A. Architectures d'intégration mixte monolithique-hybride de cellules de commutation de puissance sur puces multi-pôles silicium et assemblages optimisés : Mixed monolithic-hybrid integration of power switching cells on multi-terminal silicon chips and optimized assemblies. [Internet] [Doctoral dissertation]. Université Toulouse III – Paul Sabatier; 2017. [cited 2020 Aug 14]. Available from: http://www.theses.fr/2017TOU30174.

Council of Science Editors:

Lale A. Architectures d'intégration mixte monolithique-hybride de cellules de commutation de puissance sur puces multi-pôles silicium et assemblages optimisés : Mixed monolithic-hybrid integration of power switching cells on multi-terminal silicon chips and optimized assemblies. [Doctoral Dissertation]. Université Toulouse III – Paul Sabatier; 2017. Available from: http://www.theses.fr/2017TOU30174


University College Cork

30. Dernaika, Mohamad. Monolithically integrated coherent comb de-multiplexer using facetless semiconductor ring lasers.

Degree: 2019, University College Cork

 Due to the growing demand for faster Internet connections and the growth of services requiring high bandwidths, the migration of the networks to higher and… (more)

Subjects/Keywords: Monolithic integration; Photonic integration; Coherent optical comb; Ring lasers; Demultiplexing; Optical filter; Injection locking; Single mode laser; Tunable semiconductor laser; Regrowth free; Semiconductor laser; Coherent WDM; Optical OFDM; Elastic networks; Optical communications; Terabit communications

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Dernaika, M. (2019). Monolithically integrated coherent comb de-multiplexer using facetless semiconductor ring lasers. (Thesis). University College Cork. Retrieved from http://hdl.handle.net/10468/8602

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Dernaika, Mohamad. “Monolithically integrated coherent comb de-multiplexer using facetless semiconductor ring lasers.” 2019. Thesis, University College Cork. Accessed August 14, 2020. http://hdl.handle.net/10468/8602.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Dernaika, Mohamad. “Monolithically integrated coherent comb de-multiplexer using facetless semiconductor ring lasers.” 2019. Web. 14 Aug 2020.

Vancouver:

Dernaika M. Monolithically integrated coherent comb de-multiplexer using facetless semiconductor ring lasers. [Internet] [Thesis]. University College Cork; 2019. [cited 2020 Aug 14]. Available from: http://hdl.handle.net/10468/8602.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Dernaika M. Monolithically integrated coherent comb de-multiplexer using facetless semiconductor ring lasers. [Thesis]. University College Cork; 2019. Available from: http://hdl.handle.net/10468/8602

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

[1] [2]

.