Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for subject:( en DYNAMIC RECONFIGURATION). Showing records 1 – 30 of 48060 total matches.

[1] [2] [3] [4] [5] … [1602]

Search Limiters

Last 2 Years | English Only

Languages

Country

▼ Search Limiters


University of Notre Dame

1. Michael Loren Dickens. Surfer: Any-core Software Defined Radio</h1>.

Degree: Electrical Engineering, 2012, University of Notre Dame

  This thesis presents a general-purpose software defined radio architecture, Surfer, which has been designed to allow for dynamic modification of system behavior during runtime.… (more)

Subjects/Keywords: dynamic runtime reconfiguration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Dickens, M. L. (2012). Surfer: Any-core Software Defined Radio</h1>. (Thesis). University of Notre Dame. Retrieved from https://curate.nd.edu/show/x633dz03j8g

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Dickens, Michael Loren. “Surfer: Any-core Software Defined Radio</h1>.” 2012. Thesis, University of Notre Dame. Accessed September 19, 2020. https://curate.nd.edu/show/x633dz03j8g.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Dickens, Michael Loren. “Surfer: Any-core Software Defined Radio</h1>.” 2012. Web. 19 Sep 2020.

Vancouver:

Dickens ML. Surfer: Any-core Software Defined Radio</h1>. [Internet] [Thesis]. University of Notre Dame; 2012. [cited 2020 Sep 19]. Available from: https://curate.nd.edu/show/x633dz03j8g.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Dickens ML. Surfer: Any-core Software Defined Radio</h1>. [Thesis]. University of Notre Dame; 2012. Available from: https://curate.nd.edu/show/x633dz03j8g

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Edinburgh

2. Ebrahim, Ali. Dynamic partial reconfiguration management for high performance and reliability in FPGAs.

Degree: PhD, 2015, University of Edinburgh

 Modern Field-Programmable Gate Arrays (FPGAs) are no longer used to implement small “glue logic” circuitries. The high-density of reconfigurable logic resources in today’s FPGAs enable… (more)

Subjects/Keywords: 621.39; FPGA; dynamic partial reconfiguration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ebrahim, A. (2015). Dynamic partial reconfiguration management for high performance and reliability in FPGAs. (Doctoral Dissertation). University of Edinburgh. Retrieved from http://hdl.handle.net/1842/11691

Chicago Manual of Style (16th Edition):

Ebrahim, Ali. “Dynamic partial reconfiguration management for high performance and reliability in FPGAs.” 2015. Doctoral Dissertation, University of Edinburgh. Accessed September 19, 2020. http://hdl.handle.net/1842/11691.

MLA Handbook (7th Edition):

Ebrahim, Ali. “Dynamic partial reconfiguration management for high performance and reliability in FPGAs.” 2015. Web. 19 Sep 2020.

Vancouver:

Ebrahim A. Dynamic partial reconfiguration management for high performance and reliability in FPGAs. [Internet] [Doctoral dissertation]. University of Edinburgh; 2015. [cited 2020 Sep 19]. Available from: http://hdl.handle.net/1842/11691.

Council of Science Editors:

Ebrahim A. Dynamic partial reconfiguration management for high performance and reliability in FPGAs. [Doctoral Dissertation]. University of Edinburgh; 2015. Available from: http://hdl.handle.net/1842/11691


Delft University of Technology

3. Guledal Lakshamana, Prashanth (author). Optimizing Multicore System Performance Using Dynamically Reconfigurable Architectures on FPGAs.

Degree: 2018, Delft University of Technology

Processor architecture is continuously evolving. As the trend predicted by Moore's law is nearing its end, the focus of designing processors has shifted from high-frequency… (more)

Subjects/Keywords: Dynamic Reconfiguration; Multicore Optimization

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Guledal Lakshamana, P. (. (2018). Optimizing Multicore System Performance Using Dynamically Reconfigurable Architectures on FPGAs. (Masters Thesis). Delft University of Technology. Retrieved from http://resolver.tudelft.nl/uuid:81fa48bb-6c26-4552-bde1-807084ef4456

Chicago Manual of Style (16th Edition):

Guledal Lakshamana, Prashanth (author). “Optimizing Multicore System Performance Using Dynamically Reconfigurable Architectures on FPGAs.” 2018. Masters Thesis, Delft University of Technology. Accessed September 19, 2020. http://resolver.tudelft.nl/uuid:81fa48bb-6c26-4552-bde1-807084ef4456.

MLA Handbook (7th Edition):

Guledal Lakshamana, Prashanth (author). “Optimizing Multicore System Performance Using Dynamically Reconfigurable Architectures on FPGAs.” 2018. Web. 19 Sep 2020.

Vancouver:

Guledal Lakshamana P(. Optimizing Multicore System Performance Using Dynamically Reconfigurable Architectures on FPGAs. [Internet] [Masters thesis]. Delft University of Technology; 2018. [cited 2020 Sep 19]. Available from: http://resolver.tudelft.nl/uuid:81fa48bb-6c26-4552-bde1-807084ef4456.

Council of Science Editors:

Guledal Lakshamana P(. Optimizing Multicore System Performance Using Dynamically Reconfigurable Architectures on FPGAs. [Masters Thesis]. Delft University of Technology; 2018. Available from: http://resolver.tudelft.nl/uuid:81fa48bb-6c26-4552-bde1-807084ef4456

4. Dupont, Simon. Gestion autonomique de l'élasticité multi-couche des applications dans le Cloud : vers une utilisation efficiente des ressources et des services du Cloud : Crosslayer elasticity management for Cloud : towards an efficient usage of Cloud resources and services.

Degree: Docteur es, Informatique et applications, 2016, Nantes, Ecole des Mines

L’informatique en nuage, au travers de son modèle en couche et de l’accès à ses services à la demande, a bouleversé la façon de gérer… (more)

Subjects/Keywords: Informatique en Nuage; Élasticité; Informatique autonome; Dimensionnement automatique; Reconfiguration dynamique; Langage dédié; Cloud computing; Elasticity; Autonomic computing; Autoscaling; Dynamic reconfiguration; Domain Specific Language

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Dupont, S. (2016). Gestion autonomique de l'élasticité multi-couche des applications dans le Cloud : vers une utilisation efficiente des ressources et des services du Cloud : Crosslayer elasticity management for Cloud : towards an efficient usage of Cloud resources and services. (Doctoral Dissertation). Nantes, Ecole des Mines. Retrieved from http://www.theses.fr/2016EMNA0239

Chicago Manual of Style (16th Edition):

Dupont, Simon. “Gestion autonomique de l'élasticité multi-couche des applications dans le Cloud : vers une utilisation efficiente des ressources et des services du Cloud : Crosslayer elasticity management for Cloud : towards an efficient usage of Cloud resources and services.” 2016. Doctoral Dissertation, Nantes, Ecole des Mines. Accessed September 19, 2020. http://www.theses.fr/2016EMNA0239.

MLA Handbook (7th Edition):

Dupont, Simon. “Gestion autonomique de l'élasticité multi-couche des applications dans le Cloud : vers une utilisation efficiente des ressources et des services du Cloud : Crosslayer elasticity management for Cloud : towards an efficient usage of Cloud resources and services.” 2016. Web. 19 Sep 2020.

Vancouver:

Dupont S. Gestion autonomique de l'élasticité multi-couche des applications dans le Cloud : vers une utilisation efficiente des ressources et des services du Cloud : Crosslayer elasticity management for Cloud : towards an efficient usage of Cloud resources and services. [Internet] [Doctoral dissertation]. Nantes, Ecole des Mines; 2016. [cited 2020 Sep 19]. Available from: http://www.theses.fr/2016EMNA0239.

Council of Science Editors:

Dupont S. Gestion autonomique de l'élasticité multi-couche des applications dans le Cloud : vers une utilisation efficiente des ressources et des services du Cloud : Crosslayer elasticity management for Cloud : towards an efficient usage of Cloud resources and services. [Doctoral Dissertation]. Nantes, Ecole des Mines; 2016. Available from: http://www.theses.fr/2016EMNA0239

5. Kidane, Hiliwi Leake. Run-time scalable NoC for virtualized FPGA based accelerators as cloud services : NoC évolutif à l'exécution pour les accélérateurs basés sur FPGA virtualisés en tant que services cloud.

Degree: Docteur es, Instrumentation et informatique de l'image, 2018, Bourgogne Franche-Comté

Ces dernières années, les fournisseurs de cloud et les centres de données ont intégrés les FPGA dans leur environnement à des fins d'accélération. Cela est… (more)

Subjects/Keywords: Réseau sur puce (NoC); FPGA virtualisé; L'informatique en nuage; La reconfiguration dynamique; Network-On-Chip (NoC); Virtualized-FPGA; Cloud computing; Dynamic partial reconfiguration; 004.5; 004.6

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kidane, H. L. (2018). Run-time scalable NoC for virtualized FPGA based accelerators as cloud services : NoC évolutif à l'exécution pour les accélérateurs basés sur FPGA virtualisés en tant que services cloud. (Doctoral Dissertation). Bourgogne Franche-Comté. Retrieved from http://www.theses.fr/2018UBFCK032

Chicago Manual of Style (16th Edition):

Kidane, Hiliwi Leake. “Run-time scalable NoC for virtualized FPGA based accelerators as cloud services : NoC évolutif à l'exécution pour les accélérateurs basés sur FPGA virtualisés en tant que services cloud.” 2018. Doctoral Dissertation, Bourgogne Franche-Comté. Accessed September 19, 2020. http://www.theses.fr/2018UBFCK032.

MLA Handbook (7th Edition):

Kidane, Hiliwi Leake. “Run-time scalable NoC for virtualized FPGA based accelerators as cloud services : NoC évolutif à l'exécution pour les accélérateurs basés sur FPGA virtualisés en tant que services cloud.” 2018. Web. 19 Sep 2020.

Vancouver:

Kidane HL. Run-time scalable NoC for virtualized FPGA based accelerators as cloud services : NoC évolutif à l'exécution pour les accélérateurs basés sur FPGA virtualisés en tant que services cloud. [Internet] [Doctoral dissertation]. Bourgogne Franche-Comté; 2018. [cited 2020 Sep 19]. Available from: http://www.theses.fr/2018UBFCK032.

Council of Science Editors:

Kidane HL. Run-time scalable NoC for virtualized FPGA based accelerators as cloud services : NoC évolutif à l'exécution pour les accélérateurs basés sur FPGA virtualisés en tant que services cloud. [Doctoral Dissertation]. Bourgogne Franche-Comté; 2018. Available from: http://www.theses.fr/2018UBFCK032


Pontifical Catholic University of Rio de Janeiro

6. ADRIANO FRANCISCO BRANCO. [en] A WSN PROGRAMMING MODEL WITH A DYNAMIC RECONFIGURATION SUPPORT.

Degree: 2011, Pontifical Catholic University of Rio de Janeiro

[pt] Algumas características básicas das redes de sensores sem fio (RSSF) dificultam as tarefas de criação e reconfiguração de aplicações. Nesse trabalho apresentamos um modelo… (more)

Subjects/Keywords: [pt] SISTEMAS DISTRIBUIDOS; [en] DISTRIBUTED SYSTEMS; [pt] PROGRAMACAO; [en] PROGRAMMING; [pt] SENSORES SEM FIO; [en] WIRELESS SENSORS; [pt] RECONFIGURACAO DINAMICA; [en] DYNAMIC RECONFIGURATION

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

BRANCO, A. F. (2011). [en] A WSN PROGRAMMING MODEL WITH A DYNAMIC RECONFIGURATION SUPPORT. (Thesis). Pontifical Catholic University of Rio de Janeiro. Retrieved from http://www.maxwell.vrac.puc-rio.br/Busca_etds.php?strSecao=resultado&nrSeq=18309

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

BRANCO, ADRIANO FRANCISCO. “[en] A WSN PROGRAMMING MODEL WITH A DYNAMIC RECONFIGURATION SUPPORT.” 2011. Thesis, Pontifical Catholic University of Rio de Janeiro. Accessed September 19, 2020. http://www.maxwell.vrac.puc-rio.br/Busca_etds.php?strSecao=resultado&nrSeq=18309.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

BRANCO, ADRIANO FRANCISCO. “[en] A WSN PROGRAMMING MODEL WITH A DYNAMIC RECONFIGURATION SUPPORT.” 2011. Web. 19 Sep 2020.

Vancouver:

BRANCO AF. [en] A WSN PROGRAMMING MODEL WITH A DYNAMIC RECONFIGURATION SUPPORT. [Internet] [Thesis]. Pontifical Catholic University of Rio de Janeiro; 2011. [cited 2020 Sep 19]. Available from: http://www.maxwell.vrac.puc-rio.br/Busca_etds.php?strSecao=resultado&nrSeq=18309.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

BRANCO AF. [en] A WSN PROGRAMMING MODEL WITH A DYNAMIC RECONFIGURATION SUPPORT. [Thesis]. Pontifical Catholic University of Rio de Janeiro; 2011. Available from: http://www.maxwell.vrac.puc-rio.br/Busca_etds.php?strSecao=resultado&nrSeq=18309

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

7. Weber, Jean-Francois. Guider et contrôler les reconfigurations de systèmes à composants : Reconfigurations dynamiques : modélisation formelle et validation automatique : Bioinformatic analysis of the global outbreak of Pseudomonas aeruginosa clone ST235.

Degree: Docteur es, Informatique, 2017, Bourgogne Franche-Comté

Notre objectif principal est de permettre l’utilisation de propriétés temporelles dans une politique d’adaptation en tenant compte des spécificités de la vérification à l’exécution.Pour y… (more)

Subjects/Keywords: Composants; Adaptation; Reconfiguration dynamique; Propriétés temporelle; Components; Adaptation; Reconfiguration; Dynamic reconfiguration; Temporal properties; 003

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Weber, J. (2017). Guider et contrôler les reconfigurations de systèmes à composants : Reconfigurations dynamiques : modélisation formelle et validation automatique : Bioinformatic analysis of the global outbreak of Pseudomonas aeruginosa clone ST235. (Doctoral Dissertation). Bourgogne Franche-Comté. Retrieved from http://www.theses.fr/2017UBFCD068

Chicago Manual of Style (16th Edition):

Weber, Jean-Francois. “Guider et contrôler les reconfigurations de systèmes à composants : Reconfigurations dynamiques : modélisation formelle et validation automatique : Bioinformatic analysis of the global outbreak of Pseudomonas aeruginosa clone ST235.” 2017. Doctoral Dissertation, Bourgogne Franche-Comté. Accessed September 19, 2020. http://www.theses.fr/2017UBFCD068.

MLA Handbook (7th Edition):

Weber, Jean-Francois. “Guider et contrôler les reconfigurations de systèmes à composants : Reconfigurations dynamiques : modélisation formelle et validation automatique : Bioinformatic analysis of the global outbreak of Pseudomonas aeruginosa clone ST235.” 2017. Web. 19 Sep 2020.

Vancouver:

Weber J. Guider et contrôler les reconfigurations de systèmes à composants : Reconfigurations dynamiques : modélisation formelle et validation automatique : Bioinformatic analysis of the global outbreak of Pseudomonas aeruginosa clone ST235. [Internet] [Doctoral dissertation]. Bourgogne Franche-Comté; 2017. [cited 2020 Sep 19]. Available from: http://www.theses.fr/2017UBFCD068.

Council of Science Editors:

Weber J. Guider et contrôler les reconfigurations de systèmes à composants : Reconfigurations dynamiques : modélisation formelle et validation automatique : Bioinformatic analysis of the global outbreak of Pseudomonas aeruginosa clone ST235. [Doctoral Dissertation]. Bourgogne Franche-Comté; 2017. Available from: http://www.theses.fr/2017UBFCD068


Rochester Institute of Technology

8. Toukatly, Ryan. Dynamic partial reconfiguration for pipelined digital systems— A Case study using a color space conversion engine.

Degree: Electrical Engineering, 2011, Rochester Institute of Technology

 In digital hardware design, reconfigurable devices such as Field Programmable Gate Arrays (FPGAs) allow for a unique feature called partial reconfiguration PR). This refers to… (more)

Subjects/Keywords: Color space conversion; Dynamic partial reconfiguration; Fpga; Partial reconfiguration; Virtex-6

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Toukatly, R. (2011). Dynamic partial reconfiguration for pipelined digital systems— A Case study using a color space conversion engine. (Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/5607

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Toukatly, Ryan. “Dynamic partial reconfiguration for pipelined digital systems— A Case study using a color space conversion engine.” 2011. Thesis, Rochester Institute of Technology. Accessed September 19, 2020. https://scholarworks.rit.edu/theses/5607.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Toukatly, Ryan. “Dynamic partial reconfiguration for pipelined digital systems— A Case study using a color space conversion engine.” 2011. Web. 19 Sep 2020.

Vancouver:

Toukatly R. Dynamic partial reconfiguration for pipelined digital systems— A Case study using a color space conversion engine. [Internet] [Thesis]. Rochester Institute of Technology; 2011. [cited 2020 Sep 19]. Available from: https://scholarworks.rit.edu/theses/5607.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Toukatly R. Dynamic partial reconfiguration for pipelined digital systems— A Case study using a color space conversion engine. [Thesis]. Rochester Institute of Technology; 2011. Available from: https://scholarworks.rit.edu/theses/5607

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

9. Vilca Ventura, José Miguel. Safe and flexible hybrid control architecture for the navigation in formation of a group of vehicles : Architecture de contrôle / commande sûre et flexible pour la navigation en formation d'un groupe de véhicules.

Degree: Docteur es, Vision pour la Robotique, 2015, Université Blaise-Pascale, Clermont-Ferrand II

 Plusieurs laboratoires de robotique à travers le monde travaillent sur le développement de stratégies innovantes pour la navigation autonome de véhicules élémentaires ou en convoi.… (more)

Subjects/Keywords: Robotique coopérative; Navigation en formation; Reconfiguration dynamique de la formation; Architectures de contrôle/commande; Systèmes hybrides; Stabilité au sens de Lyapunov; Évitement d’obstacles; Cooperative robotics; Navigation in formation; Dynamic reconfiguration; Control architectures; Hybrid systems; Lyapunov synthesis; Obstacle avoidance

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Vilca Ventura, J. M. (2015). Safe and flexible hybrid control architecture for the navigation in formation of a group of vehicles : Architecture de contrôle / commande sûre et flexible pour la navigation en formation d'un groupe de véhicules. (Doctoral Dissertation). Université Blaise-Pascale, Clermont-Ferrand II. Retrieved from http://www.theses.fr/2015CLF22607

Chicago Manual of Style (16th Edition):

Vilca Ventura, José Miguel. “Safe and flexible hybrid control architecture for the navigation in formation of a group of vehicles : Architecture de contrôle / commande sûre et flexible pour la navigation en formation d'un groupe de véhicules.” 2015. Doctoral Dissertation, Université Blaise-Pascale, Clermont-Ferrand II. Accessed September 19, 2020. http://www.theses.fr/2015CLF22607.

MLA Handbook (7th Edition):

Vilca Ventura, José Miguel. “Safe and flexible hybrid control architecture for the navigation in formation of a group of vehicles : Architecture de contrôle / commande sûre et flexible pour la navigation en formation d'un groupe de véhicules.” 2015. Web. 19 Sep 2020.

Vancouver:

Vilca Ventura JM. Safe and flexible hybrid control architecture for the navigation in formation of a group of vehicles : Architecture de contrôle / commande sûre et flexible pour la navigation en formation d'un groupe de véhicules. [Internet] [Doctoral dissertation]. Université Blaise-Pascale, Clermont-Ferrand II; 2015. [cited 2020 Sep 19]. Available from: http://www.theses.fr/2015CLF22607.

Council of Science Editors:

Vilca Ventura JM. Safe and flexible hybrid control architecture for the navigation in formation of a group of vehicles : Architecture de contrôle / commande sûre et flexible pour la navigation en formation d'un groupe de véhicules. [Doctoral Dissertation]. Université Blaise-Pascale, Clermont-Ferrand II; 2015. Available from: http://www.theses.fr/2015CLF22607

10. Hannachi, Marwa. Placement des tâches matérielles de tailles variables sur des architectures reconfigurables dynamiquement et partiellement : Placement of Variable-sized Hardware Tasks on dynamically and partially reconfigurable architectures.

Degree: Docteur es, Systèmes électroniques, 2017, Université de Lorraine; Université de Monastir (Tunisie)

Les systèmes adaptatifs basés sur les architectures FPGA (Field-Programmable Gate Arrays) peuvent bénéficier grandement de la grande flexibilité offerte par la reconfiguration partielle dynamique (DPR).… (more)

Subjects/Keywords: Reconfiguration dynamique partielle; FPGA; Relocation; Floorplanning; Tâches de tailles variables; Partitionnement; Programmation linéaire mixte en nombres entiers; Dynamic partial reconfiguration; FPGA; Relocation; Floorplanning; Variable sized tasks; Partitioning; Mixed integer linear programming; 621.381 5

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hannachi, M. (2017). Placement des tâches matérielles de tailles variables sur des architectures reconfigurables dynamiquement et partiellement : Placement of Variable-sized Hardware Tasks on dynamically and partially reconfigurable architectures. (Doctoral Dissertation). Université de Lorraine; Université de Monastir (Tunisie). Retrieved from http://www.theses.fr/2017LORR0297

Chicago Manual of Style (16th Edition):

Hannachi, Marwa. “Placement des tâches matérielles de tailles variables sur des architectures reconfigurables dynamiquement et partiellement : Placement of Variable-sized Hardware Tasks on dynamically and partially reconfigurable architectures.” 2017. Doctoral Dissertation, Université de Lorraine; Université de Monastir (Tunisie). Accessed September 19, 2020. http://www.theses.fr/2017LORR0297.

MLA Handbook (7th Edition):

Hannachi, Marwa. “Placement des tâches matérielles de tailles variables sur des architectures reconfigurables dynamiquement et partiellement : Placement of Variable-sized Hardware Tasks on dynamically and partially reconfigurable architectures.” 2017. Web. 19 Sep 2020.

Vancouver:

Hannachi M. Placement des tâches matérielles de tailles variables sur des architectures reconfigurables dynamiquement et partiellement : Placement of Variable-sized Hardware Tasks on dynamically and partially reconfigurable architectures. [Internet] [Doctoral dissertation]. Université de Lorraine; Université de Monastir (Tunisie); 2017. [cited 2020 Sep 19]. Available from: http://www.theses.fr/2017LORR0297.

Council of Science Editors:

Hannachi M. Placement des tâches matérielles de tailles variables sur des architectures reconfigurables dynamiquement et partiellement : Placement of Variable-sized Hardware Tasks on dynamically and partially reconfigurable architectures. [Doctoral Dissertation]. Université de Lorraine; Université de Monastir (Tunisie); 2017. Available from: http://www.theses.fr/2017LORR0297


Pontifical Catholic University of Rio de Janeiro

11. ROBERTA CLAUDINO BARRETO PESSANHA GOMES. [en] A SOFTWARE PRODUCT LINE BASED ON AGENTS FOR PROJECT MANAGEMENT SYSTEMS.

Degree: 2010, Pontifical Catholic University of Rio de Janeiro

[pt] O gerenciamento de projetos de software enfrenta diversos desafios que devem ser superados ao longo do desenvolvimento para garantir seu sucesso. Diversas ferramentas e… (more)

Subjects/Keywords: [pt] SISTEMAS MULTI-AGENTES; [en] MULTI-AGENT SYSTEMS; [pt] AGENTES DE SOFTWARE; [en] SOFTWARE AGENTS; [pt] GERENCIAMENTO DE RECURSOS; [en] RESOURCE MANAGEMENT; [pt] GERENCIAMENTO DE PROJETOS DE SOFTWARE; [en] MANAGEMENT OF PROJECTS OF SOFTWARE; [pt] RECONFIGURACAO DINAMICA; [en] DYNAMIC RECONFIGURATION

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

GOMES, R. C. B. P. (2010). [en] A SOFTWARE PRODUCT LINE BASED ON AGENTS FOR PROJECT MANAGEMENT SYSTEMS. (Thesis). Pontifical Catholic University of Rio de Janeiro. Retrieved from http://www.maxwell.vrac.puc-rio.br/Busca_etds.php?strSecao=resultado&nrSeq=15976

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

GOMES, ROBERTA CLAUDINO BARRETO PESSANHA. “[en] A SOFTWARE PRODUCT LINE BASED ON AGENTS FOR PROJECT MANAGEMENT SYSTEMS.” 2010. Thesis, Pontifical Catholic University of Rio de Janeiro. Accessed September 19, 2020. http://www.maxwell.vrac.puc-rio.br/Busca_etds.php?strSecao=resultado&nrSeq=15976.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

GOMES, ROBERTA CLAUDINO BARRETO PESSANHA. “[en] A SOFTWARE PRODUCT LINE BASED ON AGENTS FOR PROJECT MANAGEMENT SYSTEMS.” 2010. Web. 19 Sep 2020.

Vancouver:

GOMES RCBP. [en] A SOFTWARE PRODUCT LINE BASED ON AGENTS FOR PROJECT MANAGEMENT SYSTEMS. [Internet] [Thesis]. Pontifical Catholic University of Rio de Janeiro; 2010. [cited 2020 Sep 19]. Available from: http://www.maxwell.vrac.puc-rio.br/Busca_etds.php?strSecao=resultado&nrSeq=15976.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

GOMES RCBP. [en] A SOFTWARE PRODUCT LINE BASED ON AGENTS FOR PROJECT MANAGEMENT SYSTEMS. [Thesis]. Pontifical Catholic University of Rio de Janeiro; 2010. Available from: http://www.maxwell.vrac.puc-rio.br/Busca_etds.php?strSecao=resultado&nrSeq=15976

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Pontifical Catholic University of Rio de Janeiro

12. RAFAEL OLIVEIRA VASCONCELOS. [en] AN EFFICIENT APPROACH TO COORDINATED RECONFIGURATION IN DISTRIBUTED DATA STREAM SYSTEMS.

Degree: 2017, Pontifical Catholic University of Rio de Janeiro

[pt] Ao mesmo tempo em que sistemas de processamento de fluxo de dados devem prover serviços de análise e manipulação de dados ininterruptamente (disponibilidade 24x7),… (more)

Subjects/Keywords: [pt] ADAPTABILIDADE; [en] ADAPTABILITY; [pt] COMUNICACAO MOVEL; [en] MOBILE COMMUNICATION; [pt] RECONFIGURACAO DINAMICA; [en] DYNAMIC RECONFIGURATION; [pt] PROCESSAMENTO DE FLUXO DE DADOS; [en] DATA STREAM PROCESSING; [pt] ADAPTACAO DE SOFTWARE; [en] SOFTWARE ADAPTATION

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

VASCONCELOS, R. O. (2017). [en] AN EFFICIENT APPROACH TO COORDINATED RECONFIGURATION IN DISTRIBUTED DATA STREAM SYSTEMS. (Thesis). Pontifical Catholic University of Rio de Janeiro. Retrieved from http://www.maxwell.vrac.puc-rio.br/Busca_etds.php?strSecao=resultado&nrSeq=30660

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

VASCONCELOS, RAFAEL OLIVEIRA. “[en] AN EFFICIENT APPROACH TO COORDINATED RECONFIGURATION IN DISTRIBUTED DATA STREAM SYSTEMS.” 2017. Thesis, Pontifical Catholic University of Rio de Janeiro. Accessed September 19, 2020. http://www.maxwell.vrac.puc-rio.br/Busca_etds.php?strSecao=resultado&nrSeq=30660.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

VASCONCELOS, RAFAEL OLIVEIRA. “[en] AN EFFICIENT APPROACH TO COORDINATED RECONFIGURATION IN DISTRIBUTED DATA STREAM SYSTEMS.” 2017. Web. 19 Sep 2020.

Vancouver:

VASCONCELOS RO. [en] AN EFFICIENT APPROACH TO COORDINATED RECONFIGURATION IN DISTRIBUTED DATA STREAM SYSTEMS. [Internet] [Thesis]. Pontifical Catholic University of Rio de Janeiro; 2017. [cited 2020 Sep 19]. Available from: http://www.maxwell.vrac.puc-rio.br/Busca_etds.php?strSecao=resultado&nrSeq=30660.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

VASCONCELOS RO. [en] AN EFFICIENT APPROACH TO COORDINATED RECONFIGURATION IN DISTRIBUTED DATA STREAM SYSTEMS. [Thesis]. Pontifical Catholic University of Rio de Janeiro; 2017. Available from: http://www.maxwell.vrac.puc-rio.br/Busca_etds.php?strSecao=resultado&nrSeq=30660

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

13. Petitdemange, Franck. Développement évolutionnaire de systèmes de systèmes avec une approche par patron de reconfiguration dynamique : Evolutionary development of systems of systems with a dynamic reconfiguration pattern approach.

Degree: Docteur es, Informatique, 2018, Lorient

La complexité croissante de notre environnement socio-économique se traduit en génie logiciel par une augmentation de la taille des systèmes et par conséquent de leur… (more)

Subjects/Keywords: Système de systèmes; Patrons de reconfiguration; System of systems; Dynamic reconfiguration; Reconfiguration patterns; 620.001 1; 003.85

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Petitdemange, F. (2018). Développement évolutionnaire de systèmes de systèmes avec une approche par patron de reconfiguration dynamique : Evolutionary development of systems of systems with a dynamic reconfiguration pattern approach. (Doctoral Dissertation). Lorient. Retrieved from http://www.theses.fr/2018LORIS510

Chicago Manual of Style (16th Edition):

Petitdemange, Franck. “Développement évolutionnaire de systèmes de systèmes avec une approche par patron de reconfiguration dynamique : Evolutionary development of systems of systems with a dynamic reconfiguration pattern approach.” 2018. Doctoral Dissertation, Lorient. Accessed September 19, 2020. http://www.theses.fr/2018LORIS510.

MLA Handbook (7th Edition):

Petitdemange, Franck. “Développement évolutionnaire de systèmes de systèmes avec une approche par patron de reconfiguration dynamique : Evolutionary development of systems of systems with a dynamic reconfiguration pattern approach.” 2018. Web. 19 Sep 2020.

Vancouver:

Petitdemange F. Développement évolutionnaire de systèmes de systèmes avec une approche par patron de reconfiguration dynamique : Evolutionary development of systems of systems with a dynamic reconfiguration pattern approach. [Internet] [Doctoral dissertation]. Lorient; 2018. [cited 2020 Sep 19]. Available from: http://www.theses.fr/2018LORIS510.

Council of Science Editors:

Petitdemange F. Développement évolutionnaire de systèmes de systèmes avec une approche par patron de reconfiguration dynamique : Evolutionary development of systems of systems with a dynamic reconfiguration pattern approach. [Doctoral Dissertation]. Lorient; 2018. Available from: http://www.theses.fr/2018LORIS510


Rochester Institute of Technology

14. Galindo, Juan Manuel. A novel partial reconfiguration methodology for FPGAs of multichip systems.

Degree: Computer Engineering, 2008, Rochester Institute of Technology

 A number of SRAM-based field programmable gate arrays (FPGAs) allow for partial reconfiguration (PR). Partial reconfiguration can be used to maximize the resource utilization in… (more)

Subjects/Keywords: Dynamic reconfiguration; Modular reconfiguration; Self partial reconfiguration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Galindo, J. M. (2008). A novel partial reconfiguration methodology for FPGAs of multichip systems. (Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/5459

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Galindo, Juan Manuel. “A novel partial reconfiguration methodology for FPGAs of multichip systems.” 2008. Thesis, Rochester Institute of Technology. Accessed September 19, 2020. https://scholarworks.rit.edu/theses/5459.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Galindo, Juan Manuel. “A novel partial reconfiguration methodology for FPGAs of multichip systems.” 2008. Web. 19 Sep 2020.

Vancouver:

Galindo JM. A novel partial reconfiguration methodology for FPGAs of multichip systems. [Internet] [Thesis]. Rochester Institute of Technology; 2008. [cited 2020 Sep 19]. Available from: https://scholarworks.rit.edu/theses/5459.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Galindo JM. A novel partial reconfiguration methodology for FPGAs of multichip systems. [Thesis]. Rochester Institute of Technology; 2008. Available from: https://scholarworks.rit.edu/theses/5459

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Vanderbilt University

15. Kogekar, Sachin Vijay. Dynamic Software Reconfiguration in Sensor Networks.

Degree: MS, Computer Science, 2004, Vanderbilt University

Dynamic software reconfiguration poses a major challenge to the widespread application of sensor networks. This thesis presents an approach for implementing dynamic software reconfiguration in… (more)

Subjects/Keywords: software reconfiguration; sensor networks; dynamic reconfiguration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kogekar, S. V. (2004). Dynamic Software Reconfiguration in Sensor Networks. (Thesis). Vanderbilt University. Retrieved from http://hdl.handle.net/1803/14099

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Kogekar, Sachin Vijay. “Dynamic Software Reconfiguration in Sensor Networks.” 2004. Thesis, Vanderbilt University. Accessed September 19, 2020. http://hdl.handle.net/1803/14099.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Kogekar, Sachin Vijay. “Dynamic Software Reconfiguration in Sensor Networks.” 2004. Web. 19 Sep 2020.

Vancouver:

Kogekar SV. Dynamic Software Reconfiguration in Sensor Networks. [Internet] [Thesis]. Vanderbilt University; 2004. [cited 2020 Sep 19]. Available from: http://hdl.handle.net/1803/14099.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Kogekar SV. Dynamic Software Reconfiguration in Sensor Networks. [Thesis]. Vanderbilt University; 2004. Available from: http://hdl.handle.net/1803/14099

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Virginia Tech

16. Steiner, Neil Joseph. Autonomous Computing Systems.

Degree: PhD, Electrical and Computer Engineering, 2008, Virginia Tech

 This work discusses <i>autonomous computing systems</i>, as implemented in hardware, and the properties required for such systems to function. Particular attention is placed on shifting… (more)

Subjects/Keywords: Partial Dynamic Reconfiguration; Self-Reconfiguration; ICAP

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Steiner, N. J. (2008). Autonomous Computing Systems. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/26758

Chicago Manual of Style (16th Edition):

Steiner, Neil Joseph. “Autonomous Computing Systems.” 2008. Doctoral Dissertation, Virginia Tech. Accessed September 19, 2020. http://hdl.handle.net/10919/26758.

MLA Handbook (7th Edition):

Steiner, Neil Joseph. “Autonomous Computing Systems.” 2008. Web. 19 Sep 2020.

Vancouver:

Steiner NJ. Autonomous Computing Systems. [Internet] [Doctoral dissertation]. Virginia Tech; 2008. [cited 2020 Sep 19]. Available from: http://hdl.handle.net/10919/26758.

Council of Science Editors:

Steiner NJ. Autonomous Computing Systems. [Doctoral Dissertation]. Virginia Tech; 2008. Available from: http://hdl.handle.net/10919/26758


KTH

17. Zhang, Fanjiong. Design and Verification of SOPC FDP2009 and Research of Reconfigurable Applications.

Degree: Information and Communication Technology (ICT), 2011, KTH

  In recent years, reconfigurable devices are developing fast because of its flexibility and less development cost. But intrinsic shortcomings of reconfigurable devices, for example,… (more)

Subjects/Keywords: Dynamic reconfiguration; partial reconfiguration; configurable computing; image noise reduction algorithm; TECHNOLOGY; TEKNIKVETENSKAP

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zhang, F. (2011). Design and Verification of SOPC FDP2009 and Research of Reconfigurable Applications. (Thesis). KTH. Retrieved from http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-66724

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Zhang, Fanjiong. “Design and Verification of SOPC FDP2009 and Research of Reconfigurable Applications.” 2011. Thesis, KTH. Accessed September 19, 2020. http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-66724.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Zhang, Fanjiong. “Design and Verification of SOPC FDP2009 and Research of Reconfigurable Applications.” 2011. Web. 19 Sep 2020.

Vancouver:

Zhang F. Design and Verification of SOPC FDP2009 and Research of Reconfigurable Applications. [Internet] [Thesis]. KTH; 2011. [cited 2020 Sep 19]. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-66724.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Zhang F. Design and Verification of SOPC FDP2009 and Research of Reconfigurable Applications. [Thesis]. KTH; 2011. Available from: http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-66724

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

18. Abdali, El Mehdi. Exploring the performances of partial reconfiguration in the context of image processing acceleration on FPGA-based smart cameras : Étude des performances de la reconfiguration partielle dans le cadre d’accélération des algorithmes de traitement d’images sur des caméras intelligentes basées sur FPGA.

Degree: Docteur es, Electronique et Systèmes, 2020, Clermont Auvergne

Les FPGAs sont des circuits d’accélération qui contiennent des ressources de calcul pouvant être librement interconnectées selon l’algorithme désiré. Cette flexibilité a rendu les FPGAs… (more)

Subjects/Keywords: Reconfiguration partielle; FPGA; Traitement d’images; Partial and Dynamic Reconfiguration; FPGA; Image processing

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Abdali, E. M. (2020). Exploring the performances of partial reconfiguration in the context of image processing acceleration on FPGA-based smart cameras : Étude des performances de la reconfiguration partielle dans le cadre d’accélération des algorithmes de traitement d’images sur des caméras intelligentes basées sur FPGA. (Doctoral Dissertation). Clermont Auvergne. Retrieved from http://www.theses.fr/2020CLFAC009

Chicago Manual of Style (16th Edition):

Abdali, El Mehdi. “Exploring the performances of partial reconfiguration in the context of image processing acceleration on FPGA-based smart cameras : Étude des performances de la reconfiguration partielle dans le cadre d’accélération des algorithmes de traitement d’images sur des caméras intelligentes basées sur FPGA.” 2020. Doctoral Dissertation, Clermont Auvergne. Accessed September 19, 2020. http://www.theses.fr/2020CLFAC009.

MLA Handbook (7th Edition):

Abdali, El Mehdi. “Exploring the performances of partial reconfiguration in the context of image processing acceleration on FPGA-based smart cameras : Étude des performances de la reconfiguration partielle dans le cadre d’accélération des algorithmes de traitement d’images sur des caméras intelligentes basées sur FPGA.” 2020. Web. 19 Sep 2020.

Vancouver:

Abdali EM. Exploring the performances of partial reconfiguration in the context of image processing acceleration on FPGA-based smart cameras : Étude des performances de la reconfiguration partielle dans le cadre d’accélération des algorithmes de traitement d’images sur des caméras intelligentes basées sur FPGA. [Internet] [Doctoral dissertation]. Clermont Auvergne; 2020. [cited 2020 Sep 19]. Available from: http://www.theses.fr/2020CLFAC009.

Council of Science Editors:

Abdali EM. Exploring the performances of partial reconfiguration in the context of image processing acceleration on FPGA-based smart cameras : Étude des performances de la reconfiguration partielle dans le cadre d’accélération des algorithmes de traitement d’images sur des caméras intelligentes basées sur FPGA. [Doctoral Dissertation]. Clermont Auvergne; 2020. Available from: http://www.theses.fr/2020CLFAC009


University of Waterloo

19. Tebbal, Youcef. On the Complexity of Reconfiguration of Clique, Cluster Vertex Deletion, and Dominating Set.

Degree: 2015, University of Waterloo

 A graph problem P is a vertex-subset problem if feasible solutions for P consist of subsets of the vertices of a graph G. The st-connectivity… (more)

Subjects/Keywords: reconfiguration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tebbal, Y. (2015). On the Complexity of Reconfiguration of Clique, Cluster Vertex Deletion, and Dominating Set. (Thesis). University of Waterloo. Retrieved from http://hdl.handle.net/10012/9470

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Tebbal, Youcef. “On the Complexity of Reconfiguration of Clique, Cluster Vertex Deletion, and Dominating Set.” 2015. Thesis, University of Waterloo. Accessed September 19, 2020. http://hdl.handle.net/10012/9470.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Tebbal, Youcef. “On the Complexity of Reconfiguration of Clique, Cluster Vertex Deletion, and Dominating Set.” 2015. Web. 19 Sep 2020.

Vancouver:

Tebbal Y. On the Complexity of Reconfiguration of Clique, Cluster Vertex Deletion, and Dominating Set. [Internet] [Thesis]. University of Waterloo; 2015. [cited 2020 Sep 19]. Available from: http://hdl.handle.net/10012/9470.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Tebbal Y. On the Complexity of Reconfiguration of Clique, Cluster Vertex Deletion, and Dominating Set. [Thesis]. University of Waterloo; 2015. Available from: http://hdl.handle.net/10012/9470

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Cincinnati

20. LEE, TAI-CHUN. AN EVENT-BASED APPROACH TO DEMAND-DRIVEN DYNAMIC RECONFIGURABLE COMPUTING.

Degree: MS, Engineering : Computer Engineering, 2001, University of Cincinnati

 A Reconfigurable Computer (RC) has the ability to modify its internal structure by applying specific system configurations so that it can be well suited to… (more)

Subjects/Keywords: FPGA; dynamic reconfiguration; demand-driven

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

LEE, T. (2001). AN EVENT-BASED APPROACH TO DEMAND-DRIVEN DYNAMIC RECONFIGURABLE COMPUTING. (Masters Thesis). University of Cincinnati. Retrieved from http://rave.ohiolink.edu/etdc/view?acc_num=ucin990821256

Chicago Manual of Style (16th Edition):

LEE, TAI-CHUN. “AN EVENT-BASED APPROACH TO DEMAND-DRIVEN DYNAMIC RECONFIGURABLE COMPUTING.” 2001. Masters Thesis, University of Cincinnati. Accessed September 19, 2020. http://rave.ohiolink.edu/etdc/view?acc_num=ucin990821256.

MLA Handbook (7th Edition):

LEE, TAI-CHUN. “AN EVENT-BASED APPROACH TO DEMAND-DRIVEN DYNAMIC RECONFIGURABLE COMPUTING.” 2001. Web. 19 Sep 2020.

Vancouver:

LEE T. AN EVENT-BASED APPROACH TO DEMAND-DRIVEN DYNAMIC RECONFIGURABLE COMPUTING. [Internet] [Masters thesis]. University of Cincinnati; 2001. [cited 2020 Sep 19]. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=ucin990821256.

Council of Science Editors:

LEE T. AN EVENT-BASED APPROACH TO DEMAND-DRIVEN DYNAMIC RECONFIGURABLE COMPUTING. [Masters Thesis]. University of Cincinnati; 2001. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=ucin990821256


Universidade Nova

21. Piriquito, Maria Margarida Lameira da Cunha. Type System for the ComponentJ Programming Language.

Degree: 2009, Universidade Nova

Dissertação apresentada na Faculdade de Ciências e Tecnologia da Universidade Nova de Lisboa para a obtenção do grau de Mestre em Engenharia Informática.

With the… (more)

Subjects/Keywords: Component orientation; Type systems; Dynamic reconfiguration; Subtyping; Type inference

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Piriquito, M. M. L. d. C. (2009). Type System for the ComponentJ Programming Language. (Thesis). Universidade Nova. Retrieved from http://www.rcaap.pt/detail.jsp?id=oai:run.unl.pt:10362/2015

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Piriquito, Maria Margarida Lameira da Cunha. “Type System for the ComponentJ Programming Language.” 2009. Thesis, Universidade Nova. Accessed September 19, 2020. http://www.rcaap.pt/detail.jsp?id=oai:run.unl.pt:10362/2015.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Piriquito, Maria Margarida Lameira da Cunha. “Type System for the ComponentJ Programming Language.” 2009. Web. 19 Sep 2020.

Vancouver:

Piriquito MMLdC. Type System for the ComponentJ Programming Language. [Internet] [Thesis]. Universidade Nova; 2009. [cited 2020 Sep 19]. Available from: http://www.rcaap.pt/detail.jsp?id=oai:run.unl.pt:10362/2015.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Piriquito MMLdC. Type System for the ComponentJ Programming Language. [Thesis]. Universidade Nova; 2009. Available from: http://www.rcaap.pt/detail.jsp?id=oai:run.unl.pt:10362/2015

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

22. Yeh, Cheng-tai. Dynamic Recofiguration Techniques for Wireless Sensor Networks.

Degree: MS, Mechanical Engineering, 2008, University of Massachusetts

 The need to achieve extended service life by battery powered Wireless Sensor Networks (WSNs) requires new concepts and technqiues beyond the state-of-the-art low-power designs based… (more)

Subjects/Keywords: dynamic reconfiguration; wireless sensor network

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yeh, C. (2008). Dynamic Recofiguration Techniques for Wireless Sensor Networks. (Masters Thesis). University of Massachusetts. Retrieved from https://scholarworks.umass.edu/theses/119

Chicago Manual of Style (16th Edition):

Yeh, Cheng-tai. “Dynamic Recofiguration Techniques for Wireless Sensor Networks.” 2008. Masters Thesis, University of Massachusetts. Accessed September 19, 2020. https://scholarworks.umass.edu/theses/119.

MLA Handbook (7th Edition):

Yeh, Cheng-tai. “Dynamic Recofiguration Techniques for Wireless Sensor Networks.” 2008. Web. 19 Sep 2020.

Vancouver:

Yeh C. Dynamic Recofiguration Techniques for Wireless Sensor Networks. [Internet] [Masters thesis]. University of Massachusetts; 2008. [cited 2020 Sep 19]. Available from: https://scholarworks.umass.edu/theses/119.

Council of Science Editors:

Yeh C. Dynamic Recofiguration Techniques for Wireless Sensor Networks. [Masters Thesis]. University of Massachusetts; 2008. Available from: https://scholarworks.umass.edu/theses/119

23. Owens, Sean Gabriel. Design modifications and platform implementation procedures for supporting dynamic partial reconfiguration of FPGA applications.

Degree: MS, Electrical and Computer Engineering, 2013, Mississippi State University

Dynamic partial reconfiguration of FPGAs allows systems to autonomously alter sections of their design during runtime based on the state of the system. This… (more)

Subjects/Keywords: dynamic partial reconfiguration; FPGAs

…64 B. DYNAMIC PARTIAL RECONFIGURATION HARDWARE PLATFORM DEVELOPMENT TUTORIAL… …115 C. DYNAMIC PARTIAL RECONFIGURATION DECODER SYSTEM TESTING APPLICATION… …72 B.1 Dynamic Partial Reconfiguration Software Flow Overview… …Direct Memory Access DPR Dynamic Partial Reconfiguration DSP Digital Signal Processor… …functionality of partial reconfiguration has led to the concept of Dynamic Partial Reconfiguration… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Owens, S. G. (2013). Design modifications and platform implementation procedures for supporting dynamic partial reconfiguration of FPGA applications. (Masters Thesis). Mississippi State University. Retrieved from http://sun.library.msstate.edu/ETD-db/theses/available/etd-07032013-151035/ ;

Chicago Manual of Style (16th Edition):

Owens, Sean Gabriel. “Design modifications and platform implementation procedures for supporting dynamic partial reconfiguration of FPGA applications.” 2013. Masters Thesis, Mississippi State University. Accessed September 19, 2020. http://sun.library.msstate.edu/ETD-db/theses/available/etd-07032013-151035/ ;.

MLA Handbook (7th Edition):

Owens, Sean Gabriel. “Design modifications and platform implementation procedures for supporting dynamic partial reconfiguration of FPGA applications.” 2013. Web. 19 Sep 2020.

Vancouver:

Owens SG. Design modifications and platform implementation procedures for supporting dynamic partial reconfiguration of FPGA applications. [Internet] [Masters thesis]. Mississippi State University; 2013. [cited 2020 Sep 19]. Available from: http://sun.library.msstate.edu/ETD-db/theses/available/etd-07032013-151035/ ;.

Council of Science Editors:

Owens SG. Design modifications and platform implementation procedures for supporting dynamic partial reconfiguration of FPGA applications. [Masters Thesis]. Mississippi State University; 2013. Available from: http://sun.library.msstate.edu/ETD-db/theses/available/etd-07032013-151035/ ;


North-West University

24. Le Roux, Ronnie Rikus. Bitstream specialisation for dynamic reconfiguration of real-time applications / Ronnie Rikus le Roux .

Degree: 2015, North-West University

 The focus of this thesis is on specialising the configuration of a field-programmable gate array (FPGA) to allow dynamic reconfiguration of real-time applications. The dynamic(more)

Subjects/Keywords: Reconfigurable computing; Dynamic reconfiguration; Real-time; Bitstream specialisation; Direct bitstream manipulation

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Le Roux, R. R. (2015). Bitstream specialisation for dynamic reconfiguration of real-time applications / Ronnie Rikus le Roux . (Thesis). North-West University. Retrieved from http://hdl.handle.net/10394/15358

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Le Roux, Ronnie Rikus. “Bitstream specialisation for dynamic reconfiguration of real-time applications / Ronnie Rikus le Roux .” 2015. Thesis, North-West University. Accessed September 19, 2020. http://hdl.handle.net/10394/15358.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Le Roux, Ronnie Rikus. “Bitstream specialisation for dynamic reconfiguration of real-time applications / Ronnie Rikus le Roux .” 2015. Web. 19 Sep 2020.

Vancouver:

Le Roux RR. Bitstream specialisation for dynamic reconfiguration of real-time applications / Ronnie Rikus le Roux . [Internet] [Thesis]. North-West University; 2015. [cited 2020 Sep 19]. Available from: http://hdl.handle.net/10394/15358.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Le Roux RR. Bitstream specialisation for dynamic reconfiguration of real-time applications / Ronnie Rikus le Roux . [Thesis]. North-West University; 2015. Available from: http://hdl.handle.net/10394/15358

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Université Catholique de Louvain

25. Rousseau, Bertrand. Evaluations of hardware platforms, methods and tools for low-volume software-defined signal processing applications.

Degree: 2011, Université Catholique de Louvain

Embedded signal processing applications evolve towards advanced applications supporting many standards and providing advanced functionalities. In those applications, the control and software parts are increasing… (more)

Subjects/Keywords: Digital signal processing; Dynamic partial reconfiguration; FPGA; Homogeneous many-core platforms

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Rousseau, B. (2011). Evaluations of hardware platforms, methods and tools for low-volume software-defined signal processing applications. (Thesis). Université Catholique de Louvain. Retrieved from http://hdl.handle.net/2078.1/70745

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Rousseau, Bertrand. “Evaluations of hardware platforms, methods and tools for low-volume software-defined signal processing applications.” 2011. Thesis, Université Catholique de Louvain. Accessed September 19, 2020. http://hdl.handle.net/2078.1/70745.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Rousseau, Bertrand. “Evaluations of hardware platforms, methods and tools for low-volume software-defined signal processing applications.” 2011. Web. 19 Sep 2020.

Vancouver:

Rousseau B. Evaluations of hardware platforms, methods and tools for low-volume software-defined signal processing applications. [Internet] [Thesis]. Université Catholique de Louvain; 2011. [cited 2020 Sep 19]. Available from: http://hdl.handle.net/2078.1/70745.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Rousseau B. Evaluations of hardware platforms, methods and tools for low-volume software-defined signal processing applications. [Thesis]. Université Catholique de Louvain; 2011. Available from: http://hdl.handle.net/2078.1/70745

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Loughborough University

26. Hubbard, Peter D. Fault management via dynamic reconfiguration for integrated modular avionics.

Degree: PhD, 2015, Loughborough University

 The purpose of this research is to investigate fault management methodologies within Integrated Modular Avionics (IMA) systems, and develop techniques by which the use of… (more)

Subjects/Keywords: 629.135; IMA; Avionics; Fault management; Distributed control; Dynamic reconfiguration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hubbard, P. D. (2015). Fault management via dynamic reconfiguration for integrated modular avionics. (Doctoral Dissertation). Loughborough University. Retrieved from http://hdl.handle.net/2134/20957

Chicago Manual of Style (16th Edition):

Hubbard, Peter D. “Fault management via dynamic reconfiguration for integrated modular avionics.” 2015. Doctoral Dissertation, Loughborough University. Accessed September 19, 2020. http://hdl.handle.net/2134/20957.

MLA Handbook (7th Edition):

Hubbard, Peter D. “Fault management via dynamic reconfiguration for integrated modular avionics.” 2015. Web. 19 Sep 2020.

Vancouver:

Hubbard PD. Fault management via dynamic reconfiguration for integrated modular avionics. [Internet] [Doctoral dissertation]. Loughborough University; 2015. [cited 2020 Sep 19]. Available from: http://hdl.handle.net/2134/20957.

Council of Science Editors:

Hubbard PD. Fault management via dynamic reconfiguration for integrated modular avionics. [Doctoral Dissertation]. Loughborough University; 2015. Available from: http://hdl.handle.net/2134/20957

27. Galos, Mihai. Reconfiguration dynamique et simulation fine modélisée au niveau de transaction dans les réseaux de capteurs sans fil hétérogènes matériellement-logiciellement : Dynamic reconfiguration and fine-grained simulation modelled at transaction level in hardware-software heterogeneous Wireless Sensor Networks.

Degree: Docteur es, Electronique, Electrotechnique et Automatique, 2012, Ecully, Ecole centrale de Lyon

Cette thèse porte premièrement sur la reconfiguration dynamique et la simulation hétérogène dans les Réseaux des Capteurs sans Fil. Ces réseaux sont constitués d’une multitude… (more)

Subjects/Keywords: Reconfiguration dynamique; Compilation in-situ; MinTax; Hétérogénéité; IDEA1TLM; Dynamic reconfiguration; In-situ compilation; MinTax; Heterogeneity; IDEA1TLM

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Galos, M. (2012). Reconfiguration dynamique et simulation fine modélisée au niveau de transaction dans les réseaux de capteurs sans fil hétérogènes matériellement-logiciellement : Dynamic reconfiguration and fine-grained simulation modelled at transaction level in hardware-software heterogeneous Wireless Sensor Networks. (Doctoral Dissertation). Ecully, Ecole centrale de Lyon. Retrieved from http://www.theses.fr/2012ECDL0043

Chicago Manual of Style (16th Edition):

Galos, Mihai. “Reconfiguration dynamique et simulation fine modélisée au niveau de transaction dans les réseaux de capteurs sans fil hétérogènes matériellement-logiciellement : Dynamic reconfiguration and fine-grained simulation modelled at transaction level in hardware-software heterogeneous Wireless Sensor Networks.” 2012. Doctoral Dissertation, Ecully, Ecole centrale de Lyon. Accessed September 19, 2020. http://www.theses.fr/2012ECDL0043.

MLA Handbook (7th Edition):

Galos, Mihai. “Reconfiguration dynamique et simulation fine modélisée au niveau de transaction dans les réseaux de capteurs sans fil hétérogènes matériellement-logiciellement : Dynamic reconfiguration and fine-grained simulation modelled at transaction level in hardware-software heterogeneous Wireless Sensor Networks.” 2012. Web. 19 Sep 2020.

Vancouver:

Galos M. Reconfiguration dynamique et simulation fine modélisée au niveau de transaction dans les réseaux de capteurs sans fil hétérogènes matériellement-logiciellement : Dynamic reconfiguration and fine-grained simulation modelled at transaction level in hardware-software heterogeneous Wireless Sensor Networks. [Internet] [Doctoral dissertation]. Ecully, Ecole centrale de Lyon; 2012. [cited 2020 Sep 19]. Available from: http://www.theses.fr/2012ECDL0043.

Council of Science Editors:

Galos M. Reconfiguration dynamique et simulation fine modélisée au niveau de transaction dans les réseaux de capteurs sans fil hétérogènes matériellement-logiciellement : Dynamic reconfiguration and fine-grained simulation modelled at transaction level in hardware-software heterogeneous Wireless Sensor Networks. [Doctoral Dissertation]. Ecully, Ecole centrale de Lyon; 2012. Available from: http://www.theses.fr/2012ECDL0043

28. Beasley, Alexander. Exploring the benefits and implications of dynamic partial reconfiguration using Field Programmable Gate Array-System on Chip architectures.

Degree: PhD, 2019, University of Bath

 Demands on modern computing are becoming more intensive. Keeping up with these demands has increasing complexity. Moore's Law is in decline. Increasing the number of… (more)

Subjects/Keywords: 621.3; FPGA-SoC; Dynamic Reconfiguration; Partial Reconfiguration

…floating-point mathematical functions, dynamic reconfiguration and high-level synthesis. A number… …of case studies are presented. Dynamic reconfiguration is used to change the configuration… …presented. These can be combined with dynamic reconfiguration to configure FPGAs with appropriate… …explores a number of aspects key to using Intel FPGAs for dynamic reconfiguration. There are many… …Memory Access DRAM Dynamic Random Access Memory DSP Digital Signal Processor DWARV… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Beasley, A. (2019). Exploring the benefits and implications of dynamic partial reconfiguration using Field Programmable Gate Array-System on Chip architectures. (Doctoral Dissertation). University of Bath. Retrieved from https://researchportal.bath.ac.uk/en/studentthesis/exploring-the-benefits-and-implications-of-dynamic-partial-reconfiguration-using-field-programmable-gate-arraysystem-on-chip-architectures(c51163bc-3cf0-4482-ac04-fc31751be1e9).html ; https://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.767597

Chicago Manual of Style (16th Edition):

Beasley, Alexander. “Exploring the benefits and implications of dynamic partial reconfiguration using Field Programmable Gate Array-System on Chip architectures.” 2019. Doctoral Dissertation, University of Bath. Accessed September 19, 2020. https://researchportal.bath.ac.uk/en/studentthesis/exploring-the-benefits-and-implications-of-dynamic-partial-reconfiguration-using-field-programmable-gate-arraysystem-on-chip-architectures(c51163bc-3cf0-4482-ac04-fc31751be1e9).html ; https://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.767597.

MLA Handbook (7th Edition):

Beasley, Alexander. “Exploring the benefits and implications of dynamic partial reconfiguration using Field Programmable Gate Array-System on Chip architectures.” 2019. Web. 19 Sep 2020.

Vancouver:

Beasley A. Exploring the benefits and implications of dynamic partial reconfiguration using Field Programmable Gate Array-System on Chip architectures. [Internet] [Doctoral dissertation]. University of Bath; 2019. [cited 2020 Sep 19]. Available from: https://researchportal.bath.ac.uk/en/studentthesis/exploring-the-benefits-and-implications-of-dynamic-partial-reconfiguration-using-field-programmable-gate-arraysystem-on-chip-architectures(c51163bc-3cf0-4482-ac04-fc31751be1e9).html ; https://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.767597.

Council of Science Editors:

Beasley A. Exploring the benefits and implications of dynamic partial reconfiguration using Field Programmable Gate Array-System on Chip architectures. [Doctoral Dissertation]. University of Bath; 2019. Available from: https://researchportal.bath.ac.uk/en/studentthesis/exploring-the-benefits-and-implications-of-dynamic-partial-reconfiguration-using-field-programmable-gate-arraysystem-on-chip-architectures(c51163bc-3cf0-4482-ac04-fc31751be1e9).html ; https://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.767597

29. El Ballouli, Rim. Modélisation de la configuration automatique dans des systèmes auto-adaptatifs basés sur l'architecture : Modeling self-configuration in Architecture-based self-adaptive systems.

Degree: Docteur es, Informatique, 2019, Université Grenoble Alpes (ComUE)

 Les systèmes modernes subissent des pressions pour s'adapter à leur environnement en constante évolution afin de rester utiles. Traditionnellement, cette adaptation a été gérée lors… (more)

Subjects/Keywords: Auto-Configuration; Architecture; Dynamique; Auto-Adaptatif; Model; Reconfiguration; Self-Configuration; Architecture; Dynamic; Self-Adaptive; Model; Reconfiguration; 004

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

El Ballouli, R. (2019). Modélisation de la configuration automatique dans des systèmes auto-adaptatifs basés sur l'architecture : Modeling self-configuration in Architecture-based self-adaptive systems. (Doctoral Dissertation). Université Grenoble Alpes (ComUE). Retrieved from http://www.theses.fr/2019GREAM007

Chicago Manual of Style (16th Edition):

El Ballouli, Rim. “Modélisation de la configuration automatique dans des systèmes auto-adaptatifs basés sur l'architecture : Modeling self-configuration in Architecture-based self-adaptive systems.” 2019. Doctoral Dissertation, Université Grenoble Alpes (ComUE). Accessed September 19, 2020. http://www.theses.fr/2019GREAM007.

MLA Handbook (7th Edition):

El Ballouli, Rim. “Modélisation de la configuration automatique dans des systèmes auto-adaptatifs basés sur l'architecture : Modeling self-configuration in Architecture-based self-adaptive systems.” 2019. Web. 19 Sep 2020.

Vancouver:

El Ballouli R. Modélisation de la configuration automatique dans des systèmes auto-adaptatifs basés sur l'architecture : Modeling self-configuration in Architecture-based self-adaptive systems. [Internet] [Doctoral dissertation]. Université Grenoble Alpes (ComUE); 2019. [cited 2020 Sep 19]. Available from: http://www.theses.fr/2019GREAM007.

Council of Science Editors:

El Ballouli R. Modélisation de la configuration automatique dans des systèmes auto-adaptatifs basés sur l'architecture : Modeling self-configuration in Architecture-based self-adaptive systems. [Doctoral Dissertation]. Université Grenoble Alpes (ComUE); 2019. Available from: http://www.theses.fr/2019GREAM007

30. Bouassida, Ismael. Gestion dynamique des architectures pour les systèmes communicants collaboratifs. : Dynamic software architecture management for collaborative communicating systems.

Degree: Docteur es, Réseaux, Télécommunications, Systèmes et Architecture, 2011, Toulouse, INSA; Ecole nationale d'ingénieurs de Sfax

Nous proposons de concevoir et de mettre en oeuvre un environnement logiciel pour une "gestion guidée par les modèles" des changements dans les architectures des… (more)

Subjects/Keywords: Reconfiguration logicielle; Architecture logicielle; Conception; Modélisation; Validation; Graphe; Développement logiciel; Systèmes communicants; Systèmes distribués; Dynamic reconfiguration; Graphs grammar; Collaboration; Communicating systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Bouassida, I. (2011). Gestion dynamique des architectures pour les systèmes communicants collaboratifs. : Dynamic software architecture management for collaborative communicating systems. (Doctoral Dissertation). Toulouse, INSA; Ecole nationale d'ingénieurs de Sfax. Retrieved from http://www.theses.fr/2011ISAT0001

Chicago Manual of Style (16th Edition):

Bouassida, Ismael. “Gestion dynamique des architectures pour les systèmes communicants collaboratifs. : Dynamic software architecture management for collaborative communicating systems.” 2011. Doctoral Dissertation, Toulouse, INSA; Ecole nationale d'ingénieurs de Sfax. Accessed September 19, 2020. http://www.theses.fr/2011ISAT0001.

MLA Handbook (7th Edition):

Bouassida, Ismael. “Gestion dynamique des architectures pour les systèmes communicants collaboratifs. : Dynamic software architecture management for collaborative communicating systems.” 2011. Web. 19 Sep 2020.

Vancouver:

Bouassida I. Gestion dynamique des architectures pour les systèmes communicants collaboratifs. : Dynamic software architecture management for collaborative communicating systems. [Internet] [Doctoral dissertation]. Toulouse, INSA; Ecole nationale d'ingénieurs de Sfax; 2011. [cited 2020 Sep 19]. Available from: http://www.theses.fr/2011ISAT0001.

Council of Science Editors:

Bouassida I. Gestion dynamique des architectures pour les systèmes communicants collaboratifs. : Dynamic software architecture management for collaborative communicating systems. [Doctoral Dissertation]. Toulouse, INSA; Ecole nationale d'ingénieurs de Sfax; 2011. Available from: http://www.theses.fr/2011ISAT0001

[1] [2] [3] [4] [5] … [1602]

.