Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

Dept: Electrical and Computer Engineering

You searched for subject:( Simulink). Showing records 1 – 16 of 16 total matches.

Search Limiters

Last 2 Years | English Only

No search limiters apply to these results.

▼ Search Limiters


Virginia Tech

1. Messaoud, Safa. Translating Discrete Time SIMULINK to SIGNAL.

Degree: MS, Electrical and Computer Engineering, 2014, Virginia Tech

 As Cyber Physical Systems (CPS) are getting more complex and safety critical, Model Based Design (MBD), which consists of building formal models of a system… (more)

Subjects/Keywords: SIMULINK; SIGNAL; Embedded Software; Code Generation

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Messaoud, S. (2014). Translating Discrete Time SIMULINK to SIGNAL. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/49299

Chicago Manual of Style (16th Edition):

Messaoud, Safa. “Translating Discrete Time SIMULINK to SIGNAL.” 2014. Masters Thesis, Virginia Tech. Accessed November 12, 2019. http://hdl.handle.net/10919/49299.

MLA Handbook (7th Edition):

Messaoud, Safa. “Translating Discrete Time SIMULINK to SIGNAL.” 2014. Web. 12 Nov 2019.

Vancouver:

Messaoud S. Translating Discrete Time SIMULINK to SIGNAL. [Internet] [Masters thesis]. Virginia Tech; 2014. [cited 2019 Nov 12]. Available from: http://hdl.handle.net/10919/49299.

Council of Science Editors:

Messaoud S. Translating Discrete Time SIMULINK to SIGNAL. [Masters Thesis]. Virginia Tech; 2014. Available from: http://hdl.handle.net/10919/49299


Virginia Tech

2. Bansal, Shamit. Optimal Implementation of Simulink Models on Multicore Architectures with Partitioned Fixed Priority Scheduling.

Degree: MS, Electrical and Computer Engineering, 2018, Virginia Tech

 Model-based design based on the Simulink modeling formalism and the associated toolchain has gained its popularity in the development of complex embedded control systems. However,the… (more)

Subjects/Keywords: Simulink; Multicore; Software Synthesis; Partitioned scheduling

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Bansal, S. (2018). Optimal Implementation of Simulink Models on Multicore Architectures with Partitioned Fixed Priority Scheduling. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/85057

Chicago Manual of Style (16th Edition):

Bansal, Shamit. “Optimal Implementation of Simulink Models on Multicore Architectures with Partitioned Fixed Priority Scheduling.” 2018. Masters Thesis, Virginia Tech. Accessed November 12, 2019. http://hdl.handle.net/10919/85057.

MLA Handbook (7th Edition):

Bansal, Shamit. “Optimal Implementation of Simulink Models on Multicore Architectures with Partitioned Fixed Priority Scheduling.” 2018. Web. 12 Nov 2019.

Vancouver:

Bansal S. Optimal Implementation of Simulink Models on Multicore Architectures with Partitioned Fixed Priority Scheduling. [Internet] [Masters thesis]. Virginia Tech; 2018. [cited 2019 Nov 12]. Available from: http://hdl.handle.net/10919/85057.

Council of Science Editors:

Bansal S. Optimal Implementation of Simulink Models on Multicore Architectures with Partitioned Fixed Priority Scheduling. [Masters Thesis]. Virginia Tech; 2018. Available from: http://hdl.handle.net/10919/85057


Louisiana State University

3. Pratapa, Ravi Kishore. Modeling and analysis of radial flux toroidally wound twin rotor permanent magnet motor.

Degree: MSEE, Electrical and Computer Engineering, 2010, Louisiana State University

 The main objective of current thesis is the study of Radial Flux Twin Rotor Permanent Magnet (RFTWTRPM) motor. The tasks were to review the literature… (more)

Subjects/Keywords: Permanent Magnet motors; FEMM 4.0; SIMULINK; Electromechanical parameters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Pratapa, R. K. (2010). Modeling and analysis of radial flux toroidally wound twin rotor permanent magnet motor. (Masters Thesis). Louisiana State University. Retrieved from etd-04142010-181234 ; https://digitalcommons.lsu.edu/gradschool_theses/1441

Chicago Manual of Style (16th Edition):

Pratapa, Ravi Kishore. “Modeling and analysis of radial flux toroidally wound twin rotor permanent magnet motor.” 2010. Masters Thesis, Louisiana State University. Accessed November 12, 2019. etd-04142010-181234 ; https://digitalcommons.lsu.edu/gradschool_theses/1441.

MLA Handbook (7th Edition):

Pratapa, Ravi Kishore. “Modeling and analysis of radial flux toroidally wound twin rotor permanent magnet motor.” 2010. Web. 12 Nov 2019.

Vancouver:

Pratapa RK. Modeling and analysis of radial flux toroidally wound twin rotor permanent magnet motor. [Internet] [Masters thesis]. Louisiana State University; 2010. [cited 2019 Nov 12]. Available from: etd-04142010-181234 ; https://digitalcommons.lsu.edu/gradschool_theses/1441.

Council of Science Editors:

Pratapa RK. Modeling and analysis of radial flux toroidally wound twin rotor permanent magnet motor. [Masters Thesis]. Louisiana State University; 2010. Available from: etd-04142010-181234 ; https://digitalcommons.lsu.edu/gradschool_theses/1441


Virginia Tech

4. Mandlekar, Anup Shrikant. An Application Framework for a Power-Aware Processor Architecture.

Degree: MS, Electrical and Computer Engineering, 2012, Virginia Tech

 The instruction-set based general purpose processors are not energy-efficient for event-driven applications. The E-textiles group at Virginia Tech proposed a novel data-flow processor architecture design… (more)

Subjects/Keywords: Low Power Flash Memory Cells; Model Driven Engineering; Simulink; Dataflow Architecture

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Mandlekar, A. S. (2012). An Application Framework for a Power-Aware Processor Architecture. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/34484

Chicago Manual of Style (16th Edition):

Mandlekar, Anup Shrikant. “An Application Framework for a Power-Aware Processor Architecture.” 2012. Masters Thesis, Virginia Tech. Accessed November 12, 2019. http://hdl.handle.net/10919/34484.

MLA Handbook (7th Edition):

Mandlekar, Anup Shrikant. “An Application Framework for a Power-Aware Processor Architecture.” 2012. Web. 12 Nov 2019.

Vancouver:

Mandlekar AS. An Application Framework for a Power-Aware Processor Architecture. [Internet] [Masters thesis]. Virginia Tech; 2012. [cited 2019 Nov 12]. Available from: http://hdl.handle.net/10919/34484.

Council of Science Editors:

Mandlekar AS. An Application Framework for a Power-Aware Processor Architecture. [Masters Thesis]. Virginia Tech; 2012. Available from: http://hdl.handle.net/10919/34484


Mississippi State University

5. Edwards, Christopher Doyle. NONLINEAR SIX DEGREE-OF-FREEDOM SIMULATOR FOR A SMALL UNMANNED AERIAL VEHICLE.

Degree: MS, Electrical and Computer Engineering, 2010, Mississippi State University

 Aircraft modeling and simulation have become increasingly important in the areas of pilot training, safety and aircraft design, especially for unmanned aerial vehicles (UAVs). A… (more)

Subjects/Keywords: aircraft; simulator; MATLAB; Simulink; unmanned aerial vehicle; UAV; Xipiter; FlightGear

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Edwards, C. D. (2010). NONLINEAR SIX DEGREE-OF-FREEDOM SIMULATOR FOR A SMALL UNMANNED AERIAL VEHICLE. (Masters Thesis). Mississippi State University. Retrieved from http://sun.library.msstate.edu/ETD-db/theses/available/etd-03312010-125540/ ;

Chicago Manual of Style (16th Edition):

Edwards, Christopher Doyle. “NONLINEAR SIX DEGREE-OF-FREEDOM SIMULATOR FOR A SMALL UNMANNED AERIAL VEHICLE.” 2010. Masters Thesis, Mississippi State University. Accessed November 12, 2019. http://sun.library.msstate.edu/ETD-db/theses/available/etd-03312010-125540/ ;.

MLA Handbook (7th Edition):

Edwards, Christopher Doyle. “NONLINEAR SIX DEGREE-OF-FREEDOM SIMULATOR FOR A SMALL UNMANNED AERIAL VEHICLE.” 2010. Web. 12 Nov 2019.

Vancouver:

Edwards CD. NONLINEAR SIX DEGREE-OF-FREEDOM SIMULATOR FOR A SMALL UNMANNED AERIAL VEHICLE. [Internet] [Masters thesis]. Mississippi State University; 2010. [cited 2019 Nov 12]. Available from: http://sun.library.msstate.edu/ETD-db/theses/available/etd-03312010-125540/ ;.

Council of Science Editors:

Edwards CD. NONLINEAR SIX DEGREE-OF-FREEDOM SIMULATOR FOR A SMALL UNMANNED AERIAL VEHICLE. [Masters Thesis]. Mississippi State University; 2010. Available from: http://sun.library.msstate.edu/ETD-db/theses/available/etd-03312010-125540/ ;


Mississippi State University

6. Morrison, Shane Leland. A SIMULATION ENVIRONMENT FOR A PERSONAL PORTABLE POWER SYSTEM.

Degree: MS, Electrical and Computer Engineering, 2011, Mississippi State University

  With the increased requirements for personal portable power systems to be more capable and better matched to the load and the mission, manufacturers have… (more)

Subjects/Keywords: power system; modeling; portable; Matlab; simulation; power; Simulink

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Morrison, S. L. (2011). A SIMULATION ENVIRONMENT FOR A PERSONAL PORTABLE POWER SYSTEM. (Masters Thesis). Mississippi State University. Retrieved from http://sun.library.msstate.edu/ETD-db/theses/available/etd-03092011-180220/ ;

Chicago Manual of Style (16th Edition):

Morrison, Shane Leland. “A SIMULATION ENVIRONMENT FOR A PERSONAL PORTABLE POWER SYSTEM.” 2011. Masters Thesis, Mississippi State University. Accessed November 12, 2019. http://sun.library.msstate.edu/ETD-db/theses/available/etd-03092011-180220/ ;.

MLA Handbook (7th Edition):

Morrison, Shane Leland. “A SIMULATION ENVIRONMENT FOR A PERSONAL PORTABLE POWER SYSTEM.” 2011. Web. 12 Nov 2019.

Vancouver:

Morrison SL. A SIMULATION ENVIRONMENT FOR A PERSONAL PORTABLE POWER SYSTEM. [Internet] [Masters thesis]. Mississippi State University; 2011. [cited 2019 Nov 12]. Available from: http://sun.library.msstate.edu/ETD-db/theses/available/etd-03092011-180220/ ;.

Council of Science Editors:

Morrison SL. A SIMULATION ENVIRONMENT FOR A PERSONAL PORTABLE POWER SYSTEM. [Masters Thesis]. Mississippi State University; 2011. Available from: http://sun.library.msstate.edu/ETD-db/theses/available/etd-03092011-180220/ ;


Colorado State University

7. Othee, Avpreet Singh. Design of control tools for use in microgrid simulations.

Degree: MS(M.S.), Electrical and Computer Engineering, 2018, Colorado State University

 New technologies are transforming the way electricity is delivered and consumed. In the past two decades, a large amount of research has been done on… (more)

Subjects/Keywords: Microgrid; Simulink Simscape Power Systems Specialized Techology; Microgrid Control; Inverter Control

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Othee, A. S. (2018). Design of control tools for use in microgrid simulations. (Masters Thesis). Colorado State University. Retrieved from http://hdl.handle.net/10217/191308

Chicago Manual of Style (16th Edition):

Othee, Avpreet Singh. “Design of control tools for use in microgrid simulations.” 2018. Masters Thesis, Colorado State University. Accessed November 12, 2019. http://hdl.handle.net/10217/191308.

MLA Handbook (7th Edition):

Othee, Avpreet Singh. “Design of control tools for use in microgrid simulations.” 2018. Web. 12 Nov 2019.

Vancouver:

Othee AS. Design of control tools for use in microgrid simulations. [Internet] [Masters thesis]. Colorado State University; 2018. [cited 2019 Nov 12]. Available from: http://hdl.handle.net/10217/191308.

Council of Science Editors:

Othee AS. Design of control tools for use in microgrid simulations. [Masters Thesis]. Colorado State University; 2018. Available from: http://hdl.handle.net/10217/191308


University of Minnesota

8. Chang, Hairong. Design of a fourth-order continuous-time delta-sigma A/D modulator with clock jitter correction.

Degree: MS, Electrical and Computer Engineering, 2009, University of Minnesota

University of Minnesota M.S. thesis. October 2009. Major: Electrical and Computer Engineering. Advisor: Dr. Hua Tang. 1 computer file (PDF); viii, 48 pages. Ill. (some… (more)

Subjects/Keywords: Continuous-time; Digital-time; MATLAB/SIMULINK; Digital-to-analog; Modulator; Electrical and Computer Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chang, H. (2009). Design of a fourth-order continuous-time delta-sigma A/D modulator with clock jitter correction. (Masters Thesis). University of Minnesota. Retrieved from http://purl.umn.edu/59768

Chicago Manual of Style (16th Edition):

Chang, Hairong. “Design of a fourth-order continuous-time delta-sigma A/D modulator with clock jitter correction.” 2009. Masters Thesis, University of Minnesota. Accessed November 12, 2019. http://purl.umn.edu/59768.

MLA Handbook (7th Edition):

Chang, Hairong. “Design of a fourth-order continuous-time delta-sigma A/D modulator with clock jitter correction.” 2009. Web. 12 Nov 2019.

Vancouver:

Chang H. Design of a fourth-order continuous-time delta-sigma A/D modulator with clock jitter correction. [Internet] [Masters thesis]. University of Minnesota; 2009. [cited 2019 Nov 12]. Available from: http://purl.umn.edu/59768.

Council of Science Editors:

Chang H. Design of a fourth-order continuous-time delta-sigma A/D modulator with clock jitter correction. [Masters Thesis]. University of Minnesota; 2009. Available from: http://purl.umn.edu/59768


Georgia Tech

9. Petre, Csaba. Sim2spice, a tool for compiling simulink designs on FPAA and applications to neuromorphic circuits.

Degree: MS, Electrical and Computer Engineering, 2009, Georgia Tech

 Analog circuit technology is of vital importance in today's world of electronic design. Increasing prevalence of mobile electronics necessitates the search for solutions which offer… (more)

Subjects/Keywords: Analog; Neuromorphic; FPAA; Simulink; Field programmable gate arrays; Signal processing; Linear integrated circuits

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Petre, C. (2009). Sim2spice, a tool for compiling simulink designs on FPAA and applications to neuromorphic circuits. (Masters Thesis). Georgia Tech. Retrieved from http://hdl.handle.net/1853/31820

Chicago Manual of Style (16th Edition):

Petre, Csaba. “Sim2spice, a tool for compiling simulink designs on FPAA and applications to neuromorphic circuits.” 2009. Masters Thesis, Georgia Tech. Accessed November 12, 2019. http://hdl.handle.net/1853/31820.

MLA Handbook (7th Edition):

Petre, Csaba. “Sim2spice, a tool for compiling simulink designs on FPAA and applications to neuromorphic circuits.” 2009. Web. 12 Nov 2019.

Vancouver:

Petre C. Sim2spice, a tool for compiling simulink designs on FPAA and applications to neuromorphic circuits. [Internet] [Masters thesis]. Georgia Tech; 2009. [cited 2019 Nov 12]. Available from: http://hdl.handle.net/1853/31820.

Council of Science Editors:

Petre C. Sim2spice, a tool for compiling simulink designs on FPAA and applications to neuromorphic circuits. [Masters Thesis]. Georgia Tech; 2009. Available from: http://hdl.handle.net/1853/31820


Virginia Tech

10. Su, Wencong. Microgrid Modeling, Planning and Operation.

Degree: MS, Electrical and Computer Engineering, 2009, Virginia Tech

 As distributed generations and renewable energy are becoming the fastest growing segment of the energy industry, the technical issues and environmental impacts have to be… (more)

Subjects/Keywords: Simulation; MATLAB/SIMULINK; Distributed Generation; Microgird

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Su, W. (2009). Microgrid Modeling, Planning and Operation. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/35843

Chicago Manual of Style (16th Edition):

Su, Wencong. “Microgrid Modeling, Planning and Operation.” 2009. Masters Thesis, Virginia Tech. Accessed November 12, 2019. http://hdl.handle.net/10919/35843.

MLA Handbook (7th Edition):

Su, Wencong. “Microgrid Modeling, Planning and Operation.” 2009. Web. 12 Nov 2019.

Vancouver:

Su W. Microgrid Modeling, Planning and Operation. [Internet] [Masters thesis]. Virginia Tech; 2009. [cited 2019 Nov 12]. Available from: http://hdl.handle.net/10919/35843.

Council of Science Editors:

Su W. Microgrid Modeling, Planning and Operation. [Masters Thesis]. Virginia Tech; 2009. Available from: http://hdl.handle.net/10919/35843


University of California – San Diego

11. Ojeda, Alejandro. Towards electromagnetic source imaging methods for developing brain-computer interface neurotherapeutics.

Degree: Electrical and Computer Engineering, 2019, University of California – San Diego

 Despite several decades of research, most mental health treatments are based on pharmacological manipulations that globally affect the nervous system. Such treatments often lead to… (more)

Subjects/Keywords: Neurosciences; Bioengineering; Statistics; Brain-Computer Interface; Electroencephalogram; EEG; Empirical Bayes; Mental Health; Simulink; Source Imaging

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ojeda, A. (2019). Towards electromagnetic source imaging methods for developing brain-computer interface neurotherapeutics. (Thesis). University of California – San Diego. Retrieved from http://www.escholarship.org/uc/item/2g47n9jk

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Ojeda, Alejandro. “Towards electromagnetic source imaging methods for developing brain-computer interface neurotherapeutics.” 2019. Thesis, University of California – San Diego. Accessed November 12, 2019. http://www.escholarship.org/uc/item/2g47n9jk.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Ojeda, Alejandro. “Towards electromagnetic source imaging methods for developing brain-computer interface neurotherapeutics.” 2019. Web. 12 Nov 2019.

Vancouver:

Ojeda A. Towards electromagnetic source imaging methods for developing brain-computer interface neurotherapeutics. [Internet] [Thesis]. University of California – San Diego; 2019. [cited 2019 Nov 12]. Available from: http://www.escholarship.org/uc/item/2g47n9jk.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Ojeda A. Towards electromagnetic source imaging methods for developing brain-computer interface neurotherapeutics. [Thesis]. University of California – San Diego; 2019. Available from: http://www.escholarship.org/uc/item/2g47n9jk

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Minnesota

12. Chang, Hairong. Design of a fourth-order continuous-time delta-sigma A/D modulator with clock jitter correction.

Degree: MS, Electrical and Computer Engineering, 2009, University of Minnesota

 In recent years, there has been growing interest in both industry and academia to use delta-sigma A/D converters for wideband wireless communication applications. Continuous-time (CT)… (more)

Subjects/Keywords: Continuous-time; Digital-time; MATLAB/SIMULINK; Digital-to-analog; Modulator; Electrical and Computer Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chang, H. (2009). Design of a fourth-order continuous-time delta-sigma A/D modulator with clock jitter correction. (Masters Thesis). University of Minnesota. Retrieved from http://purl.umn.edu/59768

Chicago Manual of Style (16th Edition):

Chang, Hairong. “Design of a fourth-order continuous-time delta-sigma A/D modulator with clock jitter correction.” 2009. Masters Thesis, University of Minnesota. Accessed November 12, 2019. http://purl.umn.edu/59768.

MLA Handbook (7th Edition):

Chang, Hairong. “Design of a fourth-order continuous-time delta-sigma A/D modulator with clock jitter correction.” 2009. Web. 12 Nov 2019.

Vancouver:

Chang H. Design of a fourth-order continuous-time delta-sigma A/D modulator with clock jitter correction. [Internet] [Masters thesis]. University of Minnesota; 2009. [cited 2019 Nov 12]. Available from: http://purl.umn.edu/59768.

Council of Science Editors:

Chang H. Design of a fourth-order continuous-time delta-sigma A/D modulator with clock jitter correction. [Masters Thesis]. University of Minnesota; 2009. Available from: http://purl.umn.edu/59768


Queens University

13. Burton, Sarah. Adaptive Resistance Control Solutions in an Assisted Coding Environment .

Degree: Electrical and Computer Engineering, 2016, Queens University

 This thesis focuses on the implementation of a human energy harvester’s resistance control scheme for a full capacitance boost converter, low capacitance boost converter, and… (more)

Subjects/Keywords: Cost of Harvest; Voltage Controlled Attenuator; Linear Regulator; Energy Harvesting; Embedded Coder; MATLAB; Boost Converter; Simulink; PFC; Backpack

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Burton, S. (2016). Adaptive Resistance Control Solutions in an Assisted Coding Environment . (Thesis). Queens University. Retrieved from http://hdl.handle.net/1974/14166

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Burton, Sarah. “Adaptive Resistance Control Solutions in an Assisted Coding Environment .” 2016. Thesis, Queens University. Accessed November 12, 2019. http://hdl.handle.net/1974/14166.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Burton, Sarah. “Adaptive Resistance Control Solutions in an Assisted Coding Environment .” 2016. Web. 12 Nov 2019.

Vancouver:

Burton S. Adaptive Resistance Control Solutions in an Assisted Coding Environment . [Internet] [Thesis]. Queens University; 2016. [cited 2019 Nov 12]. Available from: http://hdl.handle.net/1974/14166.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Burton S. Adaptive Resistance Control Solutions in an Assisted Coding Environment . [Thesis]. Queens University; 2016. Available from: http://hdl.handle.net/1974/14166

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Louisiana State University

14. Handal, Jeffry Jorge. Graphical Pilot Interface Simulator (GPIS).

Degree: MSEE, Electrical and Computer Engineering, 2005, Louisiana State University

 The thesis develops a graphic interface for a dynamic system simulation implemented in the SIMULINK environment. The dynamic system is a B747-200 modeled as a… (more)

Subjects/Keywords: graphical interface; pilot simulator; nasa; matlab; guide; simulink; aircraft safety; managing control upsets

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Handal, J. J. (2005). Graphical Pilot Interface Simulator (GPIS). (Masters Thesis). Louisiana State University. Retrieved from etd-11152005-125056 ; https://digitalcommons.lsu.edu/gradschool_theses/3301

Chicago Manual of Style (16th Edition):

Handal, Jeffry Jorge. “Graphical Pilot Interface Simulator (GPIS).” 2005. Masters Thesis, Louisiana State University. Accessed November 12, 2019. etd-11152005-125056 ; https://digitalcommons.lsu.edu/gradschool_theses/3301.

MLA Handbook (7th Edition):

Handal, Jeffry Jorge. “Graphical Pilot Interface Simulator (GPIS).” 2005. Web. 12 Nov 2019.

Vancouver:

Handal JJ. Graphical Pilot Interface Simulator (GPIS). [Internet] [Masters thesis]. Louisiana State University; 2005. [cited 2019 Nov 12]. Available from: etd-11152005-125056 ; https://digitalcommons.lsu.edu/gradschool_theses/3301.

Council of Science Editors:

Handal JJ. Graphical Pilot Interface Simulator (GPIS). [Masters Thesis]. Louisiana State University; 2005. Available from: etd-11152005-125056 ; https://digitalcommons.lsu.edu/gradschool_theses/3301

15. George, Suma. Simulink modeling and implementation of cmos dendrites using fpaa.

Degree: MS, Electrical and Computer Engineering, 2011, Georgia Tech

 In this thesis, I have studied CMOS dendrites, implemented them on a reconfigurable analog platform and modeled them using MATLAB Simulink. The dendrite model was… (more)

Subjects/Keywords: HMM classifier; Dendrites; Wordspotting; Simulink model; Reconfigurable analog; Dendrites; Metal oxide semiconductors, Complementary; Biological systems Computer simulation; Field programmable gate arrays

…reconfigurable analog platform and modeled them using MATLAB Simulink. The dendrite model was further… …silicon devices was then used to simulate dendrites in Simulink. An automated tool, sim2spice… …was then used to convert the Simulink model into a SPICE netlist, such that it can be… …have a comprehensive tool-set that includes Simulink blocks for building high-level systems… …developed a Simulink model for the dendrite that can be used to simulate its behavior as well as… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

George, S. (2011). Simulink modeling and implementation of cmos dendrites using fpaa. (Masters Thesis). Georgia Tech. Retrieved from http://hdl.handle.net/1853/44915

Chicago Manual of Style (16th Edition):

George, Suma. “Simulink modeling and implementation of cmos dendrites using fpaa.” 2011. Masters Thesis, Georgia Tech. Accessed November 12, 2019. http://hdl.handle.net/1853/44915.

MLA Handbook (7th Edition):

George, Suma. “Simulink modeling and implementation of cmos dendrites using fpaa.” 2011. Web. 12 Nov 2019.

Vancouver:

George S. Simulink modeling and implementation of cmos dendrites using fpaa. [Internet] [Masters thesis]. Georgia Tech; 2011. [cited 2019 Nov 12]. Available from: http://hdl.handle.net/1853/44915.

Council of Science Editors:

George S. Simulink modeling and implementation of cmos dendrites using fpaa. [Masters Thesis]. Georgia Tech; 2011. Available from: http://hdl.handle.net/1853/44915

16. Schlottmann, Craig Richard. Analog signal processing on a reconfigurable platform.

Degree: MS, Electrical and Computer Engineering, 2009, Georgia Tech

 The Cooperative Analog/Digital Signal Processing (CADSP) research group's approach to signal processing is to see what opportunities lie in adjusting the line between what is… (more)

Subjects/Keywords: Field programmable analog array; FPAA; Field programmable gate array; MITE; Signal processing; Floating gate; Reconfigurable; Simulink; Programmable; Signal processing; Programmable logic devices; Field programmable gate arrays

…flow . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Figure 32 Example Simulink VMM… …Figure 35 Simulink libraries . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47… …map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 Figure 42 Simulink… …compile that design onto analog hardware. This tool chain uses the Simulink design environment… …sim2spice, a compiler and library that allows one to create analog systems in the Simulink… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Schlottmann, C. R. (2009). Analog signal processing on a reconfigurable platform. (Masters Thesis). Georgia Tech. Retrieved from http://hdl.handle.net/1853/29623

Chicago Manual of Style (16th Edition):

Schlottmann, Craig Richard. “Analog signal processing on a reconfigurable platform.” 2009. Masters Thesis, Georgia Tech. Accessed November 12, 2019. http://hdl.handle.net/1853/29623.

MLA Handbook (7th Edition):

Schlottmann, Craig Richard. “Analog signal processing on a reconfigurable platform.” 2009. Web. 12 Nov 2019.

Vancouver:

Schlottmann CR. Analog signal processing on a reconfigurable platform. [Internet] [Masters thesis]. Georgia Tech; 2009. [cited 2019 Nov 12]. Available from: http://hdl.handle.net/1853/29623.

Council of Science Editors:

Schlottmann CR. Analog signal processing on a reconfigurable platform. [Masters Thesis]. Georgia Tech; 2009. Available from: http://hdl.handle.net/1853/29623

.