Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

Country:

You searched for subject:( Embedded Systems). Showing records 1 – 30 of 485 total matches.

[1] [2] [3] [4] [5] … [17]

Search Limiters

Last 2 Years | English Only

Degrees

Levels

▼ Search Limiters

1. Ulusel, Onur Can. Design-Space Exploration of Embedded Hardware Accelerators for Image Processing Applications.

Degree: PhD, Electrical Sciences and Computer Engineering, 2016, Brown University

 Computer vision applications have gained significant popularity in their use for mobile, battery powered devices. These devices range from every-day smart-phones to autonomously navigating unmanned… (more)

Subjects/Keywords: embedded systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ulusel, O. C. (2016). Design-Space Exploration of Embedded Hardware Accelerators for Image Processing Applications. (Doctoral Dissertation). Brown University. Retrieved from https://repository.library.brown.edu/studio/item/bdr:674379/

Chicago Manual of Style (16th Edition):

Ulusel, Onur Can. “Design-Space Exploration of Embedded Hardware Accelerators for Image Processing Applications.” 2016. Doctoral Dissertation, Brown University. Accessed January 21, 2020. https://repository.library.brown.edu/studio/item/bdr:674379/.

MLA Handbook (7th Edition):

Ulusel, Onur Can. “Design-Space Exploration of Embedded Hardware Accelerators for Image Processing Applications.” 2016. Web. 21 Jan 2020.

Vancouver:

Ulusel OC. Design-Space Exploration of Embedded Hardware Accelerators for Image Processing Applications. [Internet] [Doctoral dissertation]. Brown University; 2016. [cited 2020 Jan 21]. Available from: https://repository.library.brown.edu/studio/item/bdr:674379/.

Council of Science Editors:

Ulusel OC. Design-Space Exploration of Embedded Hardware Accelerators for Image Processing Applications. [Doctoral Dissertation]. Brown University; 2016. Available from: https://repository.library.brown.edu/studio/item/bdr:674379/

2. PAPAGIANNOPOULOU, DIMITRA. Improving performance, energy-efficacyciency and error-resilience of multicore embedded systems through speculative synchronization mechanisms.

Degree: PhD, Electrical Sciences and Computer Engineering, 2016, Brown University

Embedded systems are becoming ubiquitous and like their general-purpose counterparts they have embraced the multicore design paradigm. However, embedded systems need to satisfy specific requirements… (more)

Subjects/Keywords: Embedded systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

PAPAGIANNOPOULOU, D. (2016). Improving performance, energy-efficacyciency and error-resilience of multicore embedded systems through speculative synchronization mechanisms. (Doctoral Dissertation). Brown University. Retrieved from https://repository.library.brown.edu/studio/item/bdr:674384/

Chicago Manual of Style (16th Edition):

PAPAGIANNOPOULOU, DIMITRA. “Improving performance, energy-efficacyciency and error-resilience of multicore embedded systems through speculative synchronization mechanisms.” 2016. Doctoral Dissertation, Brown University. Accessed January 21, 2020. https://repository.library.brown.edu/studio/item/bdr:674384/.

MLA Handbook (7th Edition):

PAPAGIANNOPOULOU, DIMITRA. “Improving performance, energy-efficacyciency and error-resilience of multicore embedded systems through speculative synchronization mechanisms.” 2016. Web. 21 Jan 2020.

Vancouver:

PAPAGIANNOPOULOU D. Improving performance, energy-efficacyciency and error-resilience of multicore embedded systems through speculative synchronization mechanisms. [Internet] [Doctoral dissertation]. Brown University; 2016. [cited 2020 Jan 21]. Available from: https://repository.library.brown.edu/studio/item/bdr:674384/.

Council of Science Editors:

PAPAGIANNOPOULOU D. Improving performance, energy-efficacyciency and error-resilience of multicore embedded systems through speculative synchronization mechanisms. [Doctoral Dissertation]. Brown University; 2016. Available from: https://repository.library.brown.edu/studio/item/bdr:674384/


University of Houston

3. -2175-7099. High-Level Programming Model for Heterogeneous Embedded Systems Using Multicore Industry Standard Apis.

Degree: Computer Science, Department of, 2016, University of Houston

 Multicore embedded systems are rapidly emerging. Hardware designers are packing more and more features into their design. Introducing heterogeneity in these systems, i.e., adding cores… (more)

Subjects/Keywords: OpenMP; Embedded Systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

-2175-7099. (2016). High-Level Programming Model for Heterogeneous Embedded Systems Using Multicore Industry Standard Apis. (Thesis). University of Houston. Retrieved from http://hdl.handle.net/10657/3535

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

-2175-7099. “High-Level Programming Model for Heterogeneous Embedded Systems Using Multicore Industry Standard Apis.” 2016. Thesis, University of Houston. Accessed January 21, 2020. http://hdl.handle.net/10657/3535.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

-2175-7099. “High-Level Programming Model for Heterogeneous Embedded Systems Using Multicore Industry Standard Apis.” 2016. Web. 21 Jan 2020.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Vancouver:

-2175-7099. High-Level Programming Model for Heterogeneous Embedded Systems Using Multicore Industry Standard Apis. [Internet] [Thesis]. University of Houston; 2016. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/10657/3535.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

-2175-7099. High-Level Programming Model for Heterogeneous Embedded Systems Using Multicore Industry Standard Apis. [Thesis]. University of Houston; 2016. Available from: http://hdl.handle.net/10657/3535

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete
Not specified: Masters Thesis or Doctoral Dissertation


University of Utah

4. Thacker, Robert A. New verification method for embedded systems.

Degree: PhD, College of Engineering; (School of);, 2010, University of Utah

 Cyber-physical systems, in which computers control real-world mechanisms, are ever more pervasive in our society. These complex systems, containing a mixture of software, digital hardware,… (more)

Subjects/Keywords: Embedded systems; Petri nets; Verification

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Thacker, R. A. (2010). New verification method for embedded systems. (Doctoral Dissertation). University of Utah. Retrieved from http://content.lib.utah.edu/cdm/singleitem/collection/etd2/id/1152/rec/817

Chicago Manual of Style (16th Edition):

Thacker, Robert A. “New verification method for embedded systems.” 2010. Doctoral Dissertation, University of Utah. Accessed January 21, 2020. http://content.lib.utah.edu/cdm/singleitem/collection/etd2/id/1152/rec/817.

MLA Handbook (7th Edition):

Thacker, Robert A. “New verification method for embedded systems.” 2010. Web. 21 Jan 2020.

Vancouver:

Thacker RA. New verification method for embedded systems. [Internet] [Doctoral dissertation]. University of Utah; 2010. [cited 2020 Jan 21]. Available from: http://content.lib.utah.edu/cdm/singleitem/collection/etd2/id/1152/rec/817.

Council of Science Editors:

Thacker RA. New verification method for embedded systems. [Doctoral Dissertation]. University of Utah; 2010. Available from: http://content.lib.utah.edu/cdm/singleitem/collection/etd2/id/1152/rec/817


University of Illinois – Urbana-Champaign

5. Pellizzoni, Rodolfo. Predictable and monitored execution for COTS-based real-time embedded systems.

Degree: PhD, 0112, 2010, University of Illinois – Urbana-Champaign

 Modern real-time embedded systems are moving from federated architectures, where logical applications and subsystems are implemented on different hardware components, to progressively more integrated architectures… (more)

Subjects/Keywords: Embedded Systems; Real-Time

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Pellizzoni, R. (2010). Predictable and monitored execution for COTS-based real-time embedded systems. (Doctoral Dissertation). University of Illinois – Urbana-Champaign. Retrieved from http://hdl.handle.net/2142/16721

Chicago Manual of Style (16th Edition):

Pellizzoni, Rodolfo. “Predictable and monitored execution for COTS-based real-time embedded systems.” 2010. Doctoral Dissertation, University of Illinois – Urbana-Champaign. Accessed January 21, 2020. http://hdl.handle.net/2142/16721.

MLA Handbook (7th Edition):

Pellizzoni, Rodolfo. “Predictable and monitored execution for COTS-based real-time embedded systems.” 2010. Web. 21 Jan 2020.

Vancouver:

Pellizzoni R. Predictable and monitored execution for COTS-based real-time embedded systems. [Internet] [Doctoral dissertation]. University of Illinois – Urbana-Champaign; 2010. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/2142/16721.

Council of Science Editors:

Pellizzoni R. Predictable and monitored execution for COTS-based real-time embedded systems. [Doctoral Dissertation]. University of Illinois – Urbana-Champaign; 2010. Available from: http://hdl.handle.net/2142/16721


University of Cincinnati

6. Chintapalli, Srikar. Communication Protocols on the PIC24EP and Arduino - A Tutorial for Undergraduate Students.

Degree: MS, Engineering and Applied Science: Computer Engineering, 2017, University of Cincinnati

 With embedded systems technology growing rapidly, communication between MCUs, SOCs, FPGAs, and their peripherals has become extremely crucial to the building of successful applications. The… (more)

Subjects/Keywords: Computer Engineering; embedded systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chintapalli, S. (2017). Communication Protocols on the PIC24EP and Arduino - A Tutorial for Undergraduate Students. (Masters Thesis). University of Cincinnati. Retrieved from http://rave.ohiolink.edu/etdc/view?acc_num=ucin15051272759207

Chicago Manual of Style (16th Edition):

Chintapalli, Srikar. “Communication Protocols on the PIC24EP and Arduino - A Tutorial for Undergraduate Students.” 2017. Masters Thesis, University of Cincinnati. Accessed January 21, 2020. http://rave.ohiolink.edu/etdc/view?acc_num=ucin15051272759207.

MLA Handbook (7th Edition):

Chintapalli, Srikar. “Communication Protocols on the PIC24EP and Arduino - A Tutorial for Undergraduate Students.” 2017. Web. 21 Jan 2020.

Vancouver:

Chintapalli S. Communication Protocols on the PIC24EP and Arduino - A Tutorial for Undergraduate Students. [Internet] [Masters thesis]. University of Cincinnati; 2017. [cited 2020 Jan 21]. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=ucin15051272759207.

Council of Science Editors:

Chintapalli S. Communication Protocols on the PIC24EP and Arduino - A Tutorial for Undergraduate Students. [Masters Thesis]. University of Cincinnati; 2017. Available from: http://rave.ohiolink.edu/etdc/view?acc_num=ucin15051272759207

7. Solomon, Koye. Teachers and 1:1 technology in classroom activities: A quantitative study comparing perceptions and stage of adoption.

Degree: 2018, University of Tennessee – Chattanooga

 This quantitative research study examined high school teachers’ perceptions concerning the incorporation of 1:1 technology into classroom activities. The study collected data from teachers at… (more)

Subjects/Keywords: Embedded computer systems; Educational technology

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Solomon, K. (2018). Teachers and 1:1 technology in classroom activities: A quantitative study comparing perceptions and stage of adoption. (Doctoral Dissertation). University of Tennessee – Chattanooga. Retrieved from https://scholar.utc.edu/theses/540

Chicago Manual of Style (16th Edition):

Solomon, Koye. “Teachers and 1:1 technology in classroom activities: A quantitative study comparing perceptions and stage of adoption.” 2018. Doctoral Dissertation, University of Tennessee – Chattanooga. Accessed January 21, 2020. https://scholar.utc.edu/theses/540.

MLA Handbook (7th Edition):

Solomon, Koye. “Teachers and 1:1 technology in classroom activities: A quantitative study comparing perceptions and stage of adoption.” 2018. Web. 21 Jan 2020.

Vancouver:

Solomon K. Teachers and 1:1 technology in classroom activities: A quantitative study comparing perceptions and stage of adoption. [Internet] [Doctoral dissertation]. University of Tennessee – Chattanooga; 2018. [cited 2020 Jan 21]. Available from: https://scholar.utc.edu/theses/540.

Council of Science Editors:

Solomon K. Teachers and 1:1 technology in classroom activities: A quantitative study comparing perceptions and stage of adoption. [Doctoral Dissertation]. University of Tennessee – Chattanooga; 2018. Available from: https://scholar.utc.edu/theses/540


University of Central Florida

8. DeKeyrel, Joseph S. Improving Throughput and Predictability of High-volume Business Processes Through Embedded Modeling.

Degree: 2011, University of Central Florida

 Being faster is good. Being predictable is better. A faithful model of a system, loaded to reflect the system's current state, can then be used… (more)

Subjects/Keywords: Workflow management systems; embedded simulation

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

DeKeyrel, J. S. (2011). Improving Throughput and Predictability of High-volume Business Processes Through Embedded Modeling. (Doctoral Dissertation). University of Central Florida. Retrieved from https://stars.library.ucf.edu/etd/6623

Chicago Manual of Style (16th Edition):

DeKeyrel, Joseph S. “Improving Throughput and Predictability of High-volume Business Processes Through Embedded Modeling.” 2011. Doctoral Dissertation, University of Central Florida. Accessed January 21, 2020. https://stars.library.ucf.edu/etd/6623.

MLA Handbook (7th Edition):

DeKeyrel, Joseph S. “Improving Throughput and Predictability of High-volume Business Processes Through Embedded Modeling.” 2011. Web. 21 Jan 2020.

Vancouver:

DeKeyrel JS. Improving Throughput and Predictability of High-volume Business Processes Through Embedded Modeling. [Internet] [Doctoral dissertation]. University of Central Florida; 2011. [cited 2020 Jan 21]. Available from: https://stars.library.ucf.edu/etd/6623.

Council of Science Editors:

DeKeyrel JS. Improving Throughput and Predictability of High-volume Business Processes Through Embedded Modeling. [Doctoral Dissertation]. University of Central Florida; 2011. Available from: https://stars.library.ucf.edu/etd/6623


Penn State University

9. Advani, Siddharth Kishin. Large-Scale Object Recognition for Embedded Wearable Platforms.

Degree: PhD, Computer Science and Engineering, 2016, Penn State University

 Visual object recognition has been an active thrust of research in the vast field of computer vision and neuroscience, both symbiotically closing the gap between… (more)

Subjects/Keywords: Embedded vision systems; Real-time systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Advani, S. K. (2016). Large-Scale Object Recognition for Embedded Wearable Platforms. (Doctoral Dissertation). Penn State University. Retrieved from https://etda.libraries.psu.edu/catalog/z029p472x

Chicago Manual of Style (16th Edition):

Advani, Siddharth Kishin. “Large-Scale Object Recognition for Embedded Wearable Platforms.” 2016. Doctoral Dissertation, Penn State University. Accessed January 21, 2020. https://etda.libraries.psu.edu/catalog/z029p472x.

MLA Handbook (7th Edition):

Advani, Siddharth Kishin. “Large-Scale Object Recognition for Embedded Wearable Platforms.” 2016. Web. 21 Jan 2020.

Vancouver:

Advani SK. Large-Scale Object Recognition for Embedded Wearable Platforms. [Internet] [Doctoral dissertation]. Penn State University; 2016. [cited 2020 Jan 21]. Available from: https://etda.libraries.psu.edu/catalog/z029p472x.

Council of Science Editors:

Advani SK. Large-Scale Object Recognition for Embedded Wearable Platforms. [Doctoral Dissertation]. Penn State University; 2016. Available from: https://etda.libraries.psu.edu/catalog/z029p472x


Columbia University

10. Cui, Ang. Embedded System Security: A Software-based Approach.

Degree: 2015, Columbia University

 We present a body of work aimed at understanding and improving the security posture of embedded devices. We present results from several large-scale studies that… (more)

Subjects/Keywords: Embedded computer systems; Computer software – Security measures; Embedded computer systems – Programming; Embedded computer systems – Design and construction; Computer security; Computer science

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Cui, A. (2015). Embedded System Security: A Software-based Approach. (Doctoral Dissertation). Columbia University. Retrieved from https://doi.org/10.7916/D8NS0TN9

Chicago Manual of Style (16th Edition):

Cui, Ang. “Embedded System Security: A Software-based Approach.” 2015. Doctoral Dissertation, Columbia University. Accessed January 21, 2020. https://doi.org/10.7916/D8NS0TN9.

MLA Handbook (7th Edition):

Cui, Ang. “Embedded System Security: A Software-based Approach.” 2015. Web. 21 Jan 2020.

Vancouver:

Cui A. Embedded System Security: A Software-based Approach. [Internet] [Doctoral dissertation]. Columbia University; 2015. [cited 2020 Jan 21]. Available from: https://doi.org/10.7916/D8NS0TN9.

Council of Science Editors:

Cui A. Embedded System Security: A Software-based Approach. [Doctoral Dissertation]. Columbia University; 2015. Available from: https://doi.org/10.7916/D8NS0TN9


University of Hawaii – Manoa

11. Soulier, Paul. A Language for Embedded and Cyber-Physical Systems.

Degree: 2017, University of Hawaii – Manoa

M.S. University of Hawaii at Manoa 2016.

As computers continue to advance, they are becoming more capable of sensing, interacting, and communicating with both the… (more)

Subjects/Keywords: programming languages; embedded systems; memory management; compilers

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Soulier, P. (2017). A Language for Embedded and Cyber-Physical Systems. (Thesis). University of Hawaii – Manoa. Retrieved from http://hdl.handle.net/10125/51351

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Soulier, Paul. “A Language for Embedded and Cyber-Physical Systems.” 2017. Thesis, University of Hawaii – Manoa. Accessed January 21, 2020. http://hdl.handle.net/10125/51351.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Soulier, Paul. “A Language for Embedded and Cyber-Physical Systems.” 2017. Web. 21 Jan 2020.

Vancouver:

Soulier P. A Language for Embedded and Cyber-Physical Systems. [Internet] [Thesis]. University of Hawaii – Manoa; 2017. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/10125/51351.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Soulier P. A Language for Embedded and Cyber-Physical Systems. [Thesis]. University of Hawaii – Manoa; 2017. Available from: http://hdl.handle.net/10125/51351

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Illinois – Urbana-Champaign

12. Adekunle, Olugbemiga O. Laboratory course curriculum in cyber-physical systems.

Degree: MS, 1200, 2010, University of Illinois – Urbana-Champaign

 The current real-time systems course (CS 424) needed to be revamped to incorporate current trends in industry and research. Consequently, this would include incorporating cyber-physical… (more)

Subjects/Keywords: Cyber-Physical Curriculum Laboratory Systems Embedded

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Adekunle, O. O. (2010). Laboratory course curriculum in cyber-physical systems. (Thesis). University of Illinois – Urbana-Champaign. Retrieved from http://hdl.handle.net/2142/16741

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Adekunle, Olugbemiga O. “Laboratory course curriculum in cyber-physical systems.” 2010. Thesis, University of Illinois – Urbana-Champaign. Accessed January 21, 2020. http://hdl.handle.net/2142/16741.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Adekunle, Olugbemiga O. “Laboratory course curriculum in cyber-physical systems.” 2010. Web. 21 Jan 2020.

Vancouver:

Adekunle OO. Laboratory course curriculum in cyber-physical systems. [Internet] [Thesis]. University of Illinois – Urbana-Champaign; 2010. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/2142/16741.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Adekunle OO. Laboratory course curriculum in cyber-physical systems. [Thesis]. University of Illinois – Urbana-Champaign; 2010. Available from: http://hdl.handle.net/2142/16741

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Oregon State University

13. Yerubandi, Siva Sai. Development and enhancement of AE32000 : an embedded microprocessor core.

Degree: MS, Electrical and Computer Engineering, 2004, Oregon State University

 AE32000 microprocessor was developed mainly to address the need for the reduction in the amount of memory accesses in embedded applications. One of the primary… (more)

Subjects/Keywords: Embedded computer systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yerubandi, S. S. (2004). Development and enhancement of AE32000 : an embedded microprocessor core. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/11517

Chicago Manual of Style (16th Edition):

Yerubandi, Siva Sai. “Development and enhancement of AE32000 : an embedded microprocessor core.” 2004. Masters Thesis, Oregon State University. Accessed January 21, 2020. http://hdl.handle.net/1957/11517.

MLA Handbook (7th Edition):

Yerubandi, Siva Sai. “Development and enhancement of AE32000 : an embedded microprocessor core.” 2004. Web. 21 Jan 2020.

Vancouver:

Yerubandi SS. Development and enhancement of AE32000 : an embedded microprocessor core. [Internet] [Masters thesis]. Oregon State University; 2004. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/1957/11517.

Council of Science Editors:

Yerubandi SS. Development and enhancement of AE32000 : an embedded microprocessor core. [Masters Thesis]. Oregon State University; 2004. Available from: http://hdl.handle.net/1957/11517


UCLA

14. Wood, Benjamin Donald. A Low Cost, End-to-End Multi-Channel Wireless Neural Recording System.

Degree: Electrical Engineering, 2018, UCLA

 In the past few years neural recording and stimulation technology has advanced rapidly. As new implants and electrode devices are implemented and tested, a full… (more)

Subjects/Keywords: Electrical engineering; Embedded Systems; Neural; Recording

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wood, B. D. (2018). A Low Cost, End-to-End Multi-Channel Wireless Neural Recording System. (Thesis). UCLA. Retrieved from http://www.escholarship.org/uc/item/2j90j2xc

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Wood, Benjamin Donald. “A Low Cost, End-to-End Multi-Channel Wireless Neural Recording System.” 2018. Thesis, UCLA. Accessed January 21, 2020. http://www.escholarship.org/uc/item/2j90j2xc.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Wood, Benjamin Donald. “A Low Cost, End-to-End Multi-Channel Wireless Neural Recording System.” 2018. Web. 21 Jan 2020.

Vancouver:

Wood BD. A Low Cost, End-to-End Multi-Channel Wireless Neural Recording System. [Internet] [Thesis]. UCLA; 2018. [cited 2020 Jan 21]. Available from: http://www.escholarship.org/uc/item/2j90j2xc.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Wood BD. A Low Cost, End-to-End Multi-Channel Wireless Neural Recording System. [Thesis]. UCLA; 2018. Available from: http://www.escholarship.org/uc/item/2j90j2xc

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Texas A&M University

15. Sahoo, Akash. Efficient and Secured Framework for Internet of Things Based on Motifs.

Degree: MS, Computer Engineering, 2016, Texas A&M University

 Internet of Things (IoT) has allowed embedded devices to connect to the vast internet network worldwide. The amount of data produced and exchanged between them… (more)

Subjects/Keywords: IoT; Homomorphic Encryption; Embedded Systems; motifs

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sahoo, A. (2016). Efficient and Secured Framework for Internet of Things Based on Motifs. (Masters Thesis). Texas A&M University. Retrieved from http://hdl.handle.net/1969.1/159067

Chicago Manual of Style (16th Edition):

Sahoo, Akash. “Efficient and Secured Framework for Internet of Things Based on Motifs.” 2016. Masters Thesis, Texas A&M University. Accessed January 21, 2020. http://hdl.handle.net/1969.1/159067.

MLA Handbook (7th Edition):

Sahoo, Akash. “Efficient and Secured Framework for Internet of Things Based on Motifs.” 2016. Web. 21 Jan 2020.

Vancouver:

Sahoo A. Efficient and Secured Framework for Internet of Things Based on Motifs. [Internet] [Masters thesis]. Texas A&M University; 2016. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/1969.1/159067.

Council of Science Editors:

Sahoo A. Efficient and Secured Framework for Internet of Things Based on Motifs. [Masters Thesis]. Texas A&M University; 2016. Available from: http://hdl.handle.net/1969.1/159067


Montana State University

16. Ehresman, Jonathan David. Integration of actuators and sensors into composite structures.

Degree: College of Engineering, 2009, Montana State University

 The need for more efficient wind turbine blades is growing in our society. One step in accomplishing this task would be to make wind turbines… (more)

Subjects/Keywords: Embedded computer systems.; Glass fibers.; Actuators.

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ehresman, J. D. (2009). Integration of actuators and sensors into composite structures. (Thesis). Montana State University. Retrieved from https://scholarworks.montana.edu/xmlui/handle/1/1222

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Ehresman, Jonathan David. “Integration of actuators and sensors into composite structures.” 2009. Thesis, Montana State University. Accessed January 21, 2020. https://scholarworks.montana.edu/xmlui/handle/1/1222.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Ehresman, Jonathan David. “Integration of actuators and sensors into composite structures.” 2009. Web. 21 Jan 2020.

Vancouver:

Ehresman JD. Integration of actuators and sensors into composite structures. [Internet] [Thesis]. Montana State University; 2009. [cited 2020 Jan 21]. Available from: https://scholarworks.montana.edu/xmlui/handle/1/1222.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Ehresman JD. Integration of actuators and sensors into composite structures. [Thesis]. Montana State University; 2009. Available from: https://scholarworks.montana.edu/xmlui/handle/1/1222

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Virginia Tech

17. Pahlavan Yali, Moein. FPGA-Roofline: An Insightful Model for FGPA-based Hardware Acceleration in Modern Embedded Systems.

Degree: MS, Electrical and Computer Engineering, 2015, Virginia Tech

 The quick growth of embedded systems and their increasing computing power has made them suitable for a wider range of applications. Despite the increasing performance… (more)

Subjects/Keywords: Embedded Systems; FPGA; Hardware Accelerator; Performance Model

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Pahlavan Yali, M. (2015). FPGA-Roofline: An Insightful Model for FGPA-based Hardware Acceleration in Modern Embedded Systems. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/51193

Chicago Manual of Style (16th Edition):

Pahlavan Yali, Moein. “FPGA-Roofline: An Insightful Model for FGPA-based Hardware Acceleration in Modern Embedded Systems.” 2015. Masters Thesis, Virginia Tech. Accessed January 21, 2020. http://hdl.handle.net/10919/51193.

MLA Handbook (7th Edition):

Pahlavan Yali, Moein. “FPGA-Roofline: An Insightful Model for FGPA-based Hardware Acceleration in Modern Embedded Systems.” 2015. Web. 21 Jan 2020.

Vancouver:

Pahlavan Yali M. FPGA-Roofline: An Insightful Model for FGPA-based Hardware Acceleration in Modern Embedded Systems. [Internet] [Masters thesis]. Virginia Tech; 2015. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/10919/51193.

Council of Science Editors:

Pahlavan Yali M. FPGA-Roofline: An Insightful Model for FGPA-based Hardware Acceleration in Modern Embedded Systems. [Masters Thesis]. Virginia Tech; 2015. Available from: http://hdl.handle.net/10919/51193


Virginia Tech

18. Garg, Apoorva. Zebra GC: A Fully Integrated Micro Gas Chromatography System.

Degree: MS, Electrical and Computer Engineering, 2014, Virginia Tech

 A ready-to-deploy implementation of microfabricated gas chromatography (microGC) system characterized for detecting hazardous air pollutants (HAPs) at parts-per-billion (ppb) concentrations in complex mixtures has been… (more)

Subjects/Keywords: Micro Gas Chromatography; Environmental Monitoring; Embedded Systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Garg, A. (2014). Zebra GC: A Fully Integrated Micro Gas Chromatography System. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/64854

Chicago Manual of Style (16th Edition):

Garg, Apoorva. “Zebra GC: A Fully Integrated Micro Gas Chromatography System.” 2014. Masters Thesis, Virginia Tech. Accessed January 21, 2020. http://hdl.handle.net/10919/64854.

MLA Handbook (7th Edition):

Garg, Apoorva. “Zebra GC: A Fully Integrated Micro Gas Chromatography System.” 2014. Web. 21 Jan 2020.

Vancouver:

Garg A. Zebra GC: A Fully Integrated Micro Gas Chromatography System. [Internet] [Masters thesis]. Virginia Tech; 2014. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/10919/64854.

Council of Science Editors:

Garg A. Zebra GC: A Fully Integrated Micro Gas Chromatography System. [Masters Thesis]. Virginia Tech; 2014. Available from: http://hdl.handle.net/10919/64854


University of Arizona

19. Seo, Minjun. Non-intrusive In-situ Requirements Monitoring for Embedded Systems .

Degree: 2018, University of Arizona

 Accounting for all operating conditions of a system at the design stage is typically infeasible for complex systems. Monitoring and verifying system requirements at runtime… (more)

Subjects/Keywords: Embedded Systems; In-situ; Monitoring; Non-intrusive

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Seo, M. (2018). Non-intrusive In-situ Requirements Monitoring for Embedded Systems . (Doctoral Dissertation). University of Arizona. Retrieved from http://hdl.handle.net/10150/628394

Chicago Manual of Style (16th Edition):

Seo, Minjun. “Non-intrusive In-situ Requirements Monitoring for Embedded Systems .” 2018. Doctoral Dissertation, University of Arizona. Accessed January 21, 2020. http://hdl.handle.net/10150/628394.

MLA Handbook (7th Edition):

Seo, Minjun. “Non-intrusive In-situ Requirements Monitoring for Embedded Systems .” 2018. Web. 21 Jan 2020.

Vancouver:

Seo M. Non-intrusive In-situ Requirements Monitoring for Embedded Systems . [Internet] [Doctoral dissertation]. University of Arizona; 2018. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/10150/628394.

Council of Science Editors:

Seo M. Non-intrusive In-situ Requirements Monitoring for Embedded Systems . [Doctoral Dissertation]. University of Arizona; 2018. Available from: http://hdl.handle.net/10150/628394


University of Tennessee – Knoxville

20. Tham, Kevin Vun Kiat. PVT Compensation for Single-Slope Measurement Systems.

Degree: MS, Electrical Engineering, 2011, University of Tennessee – Knoxville

  A pulse-width locked loop (PWLL) circuit is reported that compensates for process, voltage, and temperature (PVT) variations of a linear ramp generator within a… (more)

Subjects/Keywords: VLSI and Circuits; Embedded and Hardware Systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tham, K. V. K. (2011). PVT Compensation for Single-Slope Measurement Systems. (Thesis). University of Tennessee – Knoxville. Retrieved from https://trace.tennessee.edu/utk_gradthes/915

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Tham, Kevin Vun Kiat. “PVT Compensation for Single-Slope Measurement Systems.” 2011. Thesis, University of Tennessee – Knoxville. Accessed January 21, 2020. https://trace.tennessee.edu/utk_gradthes/915.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Tham, Kevin Vun Kiat. “PVT Compensation for Single-Slope Measurement Systems.” 2011. Web. 21 Jan 2020.

Vancouver:

Tham KVK. PVT Compensation for Single-Slope Measurement Systems. [Internet] [Thesis]. University of Tennessee – Knoxville; 2011. [cited 2020 Jan 21]. Available from: https://trace.tennessee.edu/utk_gradthes/915.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Tham KVK. PVT Compensation for Single-Slope Measurement Systems. [Thesis]. University of Tennessee – Knoxville; 2011. Available from: https://trace.tennessee.edu/utk_gradthes/915

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Tennessee – Knoxville

21. Kilambi, Supriya. Low power design of a 916 MHz Gilbert Cell Mixer and a Class-A Power Amplifier for Bioluminescent Bioreporter Integrated Circuit Transmitter.

Degree: MS, Computer Engineering, 2011, University of Tennessee – Knoxville

 This thesis presents the low power design of a 916MHz Gilbert cell mixer and a Class-A power amplifier for the Bioluminescent Bioreporter Integrated Circuit (BBIC)… (more)

Subjects/Keywords: VLSI and Circuits; Embedded and Hardware Systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kilambi, S. (2011). Low power design of a 916 MHz Gilbert Cell Mixer and a Class-A Power Amplifier for Bioluminescent Bioreporter Integrated Circuit Transmitter. (Thesis). University of Tennessee – Knoxville. Retrieved from https://trace.tennessee.edu/utk_gradthes/888

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Kilambi, Supriya. “Low power design of a 916 MHz Gilbert Cell Mixer and a Class-A Power Amplifier for Bioluminescent Bioreporter Integrated Circuit Transmitter.” 2011. Thesis, University of Tennessee – Knoxville. Accessed January 21, 2020. https://trace.tennessee.edu/utk_gradthes/888.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Kilambi, Supriya. “Low power design of a 916 MHz Gilbert Cell Mixer and a Class-A Power Amplifier for Bioluminescent Bioreporter Integrated Circuit Transmitter.” 2011. Web. 21 Jan 2020.

Vancouver:

Kilambi S. Low power design of a 916 MHz Gilbert Cell Mixer and a Class-A Power Amplifier for Bioluminescent Bioreporter Integrated Circuit Transmitter. [Internet] [Thesis]. University of Tennessee – Knoxville; 2011. [cited 2020 Jan 21]. Available from: https://trace.tennessee.edu/utk_gradthes/888.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Kilambi S. Low power design of a 916 MHz Gilbert Cell Mixer and a Class-A Power Amplifier for Bioluminescent Bioreporter Integrated Circuit Transmitter. [Thesis]. University of Tennessee – Knoxville; 2011. Available from: https://trace.tennessee.edu/utk_gradthes/888

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


University of Tennessee – Knoxville

22. Mudhasani, Shanthan. GPU-based Implementation of the Variational Path Integral Method.

Degree: MS, Electrical Engineering, 2011, University of Tennessee – Knoxville

  Any system in the world constitutes particles like electrons. To analyze the behaviors of these systems the behavior of these particles must be predicted.… (more)

Subjects/Keywords: VLSI and Circuits; Embedded and Hardware Systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Mudhasani, S. (2011). GPU-based Implementation of the Variational Path Integral Method. (Thesis). University of Tennessee – Knoxville. Retrieved from https://trace.tennessee.edu/utk_gradthes/932

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Mudhasani, Shanthan. “GPU-based Implementation of the Variational Path Integral Method.” 2011. Thesis, University of Tennessee – Knoxville. Accessed January 21, 2020. https://trace.tennessee.edu/utk_gradthes/932.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Mudhasani, Shanthan. “GPU-based Implementation of the Variational Path Integral Method.” 2011. Web. 21 Jan 2020.

Vancouver:

Mudhasani S. GPU-based Implementation of the Variational Path Integral Method. [Internet] [Thesis]. University of Tennessee – Knoxville; 2011. [cited 2020 Jan 21]. Available from: https://trace.tennessee.edu/utk_gradthes/932.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Mudhasani S. GPU-based Implementation of the Variational Path Integral Method. [Thesis]. University of Tennessee – Knoxville; 2011. Available from: https://trace.tennessee.edu/utk_gradthes/932

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Cal Poly

23. Zaveri, Jainish K. Asic Design of RF Energy Harvester Using 0.13UM CMOS Technology.

Degree: MS, Electrical Engineering, 2018, Cal Poly

  Recent advances in wireless sensor nodes, data acquisition devices, wearable and implantable medical devices have paved way for low power (sub 50uW) devices. These… (more)

Subjects/Keywords: VLSI and Circuits; Embedded and Hardware Systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zaveri, J. K. (2018). Asic Design of RF Energy Harvester Using 0.13UM CMOS Technology. (Masters Thesis). Cal Poly. Retrieved from https://digitalcommons.calpoly.edu/theses/1940 ; 10.15368/theses.2018.118

Chicago Manual of Style (16th Edition):

Zaveri, Jainish K. “Asic Design of RF Energy Harvester Using 0.13UM CMOS Technology.” 2018. Masters Thesis, Cal Poly. Accessed January 21, 2020. https://digitalcommons.calpoly.edu/theses/1940 ; 10.15368/theses.2018.118.

MLA Handbook (7th Edition):

Zaveri, Jainish K. “Asic Design of RF Energy Harvester Using 0.13UM CMOS Technology.” 2018. Web. 21 Jan 2020.

Vancouver:

Zaveri JK. Asic Design of RF Energy Harvester Using 0.13UM CMOS Technology. [Internet] [Masters thesis]. Cal Poly; 2018. [cited 2020 Jan 21]. Available from: https://digitalcommons.calpoly.edu/theses/1940 ; 10.15368/theses.2018.118.

Council of Science Editors:

Zaveri JK. Asic Design of RF Energy Harvester Using 0.13UM CMOS Technology. [Masters Thesis]. Cal Poly; 2018. Available from: https://digitalcommons.calpoly.edu/theses/1940 ; 10.15368/theses.2018.118


University of Illinois – Urbana-Champaign

24. Min, David. Synthesis constraint optimization for near-threshold voltage design.

Degree: MS, Electrical & Computer Engr, 2017, University of Illinois – Urbana-Champaign

 Near-threshold voltage (NTV) design is a viable solution to many embedded systems which require high energy efficiencies and low performances, but it makes them vulnerable… (more)

Subjects/Keywords: Near-threshold voltage; Low-energy; Embedded systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Min, D. (2017). Synthesis constraint optimization for near-threshold voltage design. (Thesis). University of Illinois – Urbana-Champaign. Retrieved from http://hdl.handle.net/2142/97551

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Min, David. “Synthesis constraint optimization for near-threshold voltage design.” 2017. Thesis, University of Illinois – Urbana-Champaign. Accessed January 21, 2020. http://hdl.handle.net/2142/97551.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Min, David. “Synthesis constraint optimization for near-threshold voltage design.” 2017. Web. 21 Jan 2020.

Vancouver:

Min D. Synthesis constraint optimization for near-threshold voltage design. [Internet] [Thesis]. University of Illinois – Urbana-Champaign; 2017. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/2142/97551.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Min D. Synthesis constraint optimization for near-threshold voltage design. [Thesis]. University of Illinois – Urbana-Champaign; 2017. Available from: http://hdl.handle.net/2142/97551

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Virginia Tech

25. Chen, Zhimin. SCA-Resistant and High-Performance Embedded Cryptography Using Instruction Set Extensions and Multi-Core Processors.

Degree: PhD, Electrical and Computer Engineering, 2011, Virginia Tech

 Nowadays, we use embedded electronic devices in almost every aspect of our daily lives. They represent our electronic identity; they store private information; they monitor… (more)

Subjects/Keywords: embedded systems; embedded security; virtual secure circuit; cryptography; pSHS; side-channel attack; parallel Montgomery multiplication

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chen, Z. (2011). SCA-Resistant and High-Performance Embedded Cryptography Using Instruction Set Extensions and Multi-Core Processors. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/51256

Chicago Manual of Style (16th Edition):

Chen, Zhimin. “SCA-Resistant and High-Performance Embedded Cryptography Using Instruction Set Extensions and Multi-Core Processors.” 2011. Doctoral Dissertation, Virginia Tech. Accessed January 21, 2020. http://hdl.handle.net/10919/51256.

MLA Handbook (7th Edition):

Chen, Zhimin. “SCA-Resistant and High-Performance Embedded Cryptography Using Instruction Set Extensions and Multi-Core Processors.” 2011. Web. 21 Jan 2020.

Vancouver:

Chen Z. SCA-Resistant and High-Performance Embedded Cryptography Using Instruction Set Extensions and Multi-Core Processors. [Internet] [Doctoral dissertation]. Virginia Tech; 2011. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/10919/51256.

Council of Science Editors:

Chen Z. SCA-Resistant and High-Performance Embedded Cryptography Using Instruction Set Extensions and Multi-Core Processors. [Doctoral Dissertation]. Virginia Tech; 2011. Available from: http://hdl.handle.net/10919/51256


Virginia Tech

26. Deshmukh, Pallavi Prafulla. A Hands-on Modular Laboratory Environment to Foster Learning in Control System Security.

Degree: MS, Electrical and Computer Engineering, 2016, Virginia Tech

 Cyber-Physical Systems (CPSes) form the core of Industrial Control Systems (ICS) and critical infrastructures. These systems use computers to control and monitor physical processes in… (more)

Subjects/Keywords: cybersecurity; trust; embedded security; modular education; security lab; hands-on learning; embedded systems; cyber-physical systems; control systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Deshmukh, P. P. (2016). A Hands-on Modular Laboratory Environment to Foster Learning in Control System Security. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/71755

Chicago Manual of Style (16th Edition):

Deshmukh, Pallavi Prafulla. “A Hands-on Modular Laboratory Environment to Foster Learning in Control System Security.” 2016. Masters Thesis, Virginia Tech. Accessed January 21, 2020. http://hdl.handle.net/10919/71755.

MLA Handbook (7th Edition):

Deshmukh, Pallavi Prafulla. “A Hands-on Modular Laboratory Environment to Foster Learning in Control System Security.” 2016. Web. 21 Jan 2020.

Vancouver:

Deshmukh PP. A Hands-on Modular Laboratory Environment to Foster Learning in Control System Security. [Internet] [Masters thesis]. Virginia Tech; 2016. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/10919/71755.

Council of Science Editors:

Deshmukh PP. A Hands-on Modular Laboratory Environment to Foster Learning in Control System Security. [Masters Thesis]. Virginia Tech; 2016. Available from: http://hdl.handle.net/10919/71755


Rice University

27. Smith, Rebecca Jane. Reliability and Optimization for Resource-Constrained Embedded Systems.

Degree: MS, Engineering, 2015, Rice University

Embedded systems are ubiquitous, powering countless devices ranging from cars to appliances. As the software requirements of these systems grow increasingly complex, it is necessary… (more)

Subjects/Keywords: embedded systems; run-time systems; reliability; memory visualization; memory transformation

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Smith, R. J. (2015). Reliability and Optimization for Resource-Constrained Embedded Systems. (Masters Thesis). Rice University. Retrieved from http://hdl.handle.net/1911/88151

Chicago Manual of Style (16th Edition):

Smith, Rebecca Jane. “Reliability and Optimization for Resource-Constrained Embedded Systems.” 2015. Masters Thesis, Rice University. Accessed January 21, 2020. http://hdl.handle.net/1911/88151.

MLA Handbook (7th Edition):

Smith, Rebecca Jane. “Reliability and Optimization for Resource-Constrained Embedded Systems.” 2015. Web. 21 Jan 2020.

Vancouver:

Smith RJ. Reliability and Optimization for Resource-Constrained Embedded Systems. [Internet] [Masters thesis]. Rice University; 2015. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/1911/88151.

Council of Science Editors:

Smith RJ. Reliability and Optimization for Resource-Constrained Embedded Systems. [Masters Thesis]. Rice University; 2015. Available from: http://hdl.handle.net/1911/88151


Rochester Institute of Technology

28. De Francis, Michael. Schedulability-driven scratchpad memory swapping for resource-constrained real-time embedded systems.

Degree: Computer Engineering, 2012, Rochester Institute of Technology

 In resource-constrained real-time embedded systems, scratchpad memory (SPM) is utilized in place of cache to increase performance and enforce consistent behavior of both hard and… (more)

Subjects/Keywords: Embedded systems; Real-time systems; Scratchpad memory; SDAWS; SPM

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

De Francis, M. (2012). Schedulability-driven scratchpad memory swapping for resource-constrained real-time embedded systems. (Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/5473

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

De Francis, Michael. “Schedulability-driven scratchpad memory swapping for resource-constrained real-time embedded systems.” 2012. Thesis, Rochester Institute of Technology. Accessed January 21, 2020. https://scholarworks.rit.edu/theses/5473.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

De Francis, Michael. “Schedulability-driven scratchpad memory swapping for resource-constrained real-time embedded systems.” 2012. Web. 21 Jan 2020.

Vancouver:

De Francis M. Schedulability-driven scratchpad memory swapping for resource-constrained real-time embedded systems. [Internet] [Thesis]. Rochester Institute of Technology; 2012. [cited 2020 Jan 21]. Available from: https://scholarworks.rit.edu/theses/5473.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

De Francis M. Schedulability-driven scratchpad memory swapping for resource-constrained real-time embedded systems. [Thesis]. Rochester Institute of Technology; 2012. Available from: https://scholarworks.rit.edu/theses/5473

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


Virginia Tech

29. El-Shambakey, Mohammed Talat. Real-Time Software Transactional Memory: Contention Managers, Time Bounds, and Implementations.

Degree: PhD, Electrical and Computer Engineering, 2013, Virginia Tech

 Lock-based concurrency control suffers from programmability, scalability, and composability challenges. These challenges are exacerbated in emerging multicore architectures, on which improved software performance must be… (more)

Subjects/Keywords: Software Transactional Memory; Embedded Systems; Contention Managers; real-time systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

El-Shambakey, M. T. (2013). Real-Time Software Transactional Memory: Contention Managers, Time Bounds, and Implementations. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/23867

Chicago Manual of Style (16th Edition):

El-Shambakey, Mohammed Talat. “Real-Time Software Transactional Memory: Contention Managers, Time Bounds, and Implementations.” 2013. Doctoral Dissertation, Virginia Tech. Accessed January 21, 2020. http://hdl.handle.net/10919/23867.

MLA Handbook (7th Edition):

El-Shambakey, Mohammed Talat. “Real-Time Software Transactional Memory: Contention Managers, Time Bounds, and Implementations.” 2013. Web. 21 Jan 2020.

Vancouver:

El-Shambakey MT. Real-Time Software Transactional Memory: Contention Managers, Time Bounds, and Implementations. [Internet] [Doctoral dissertation]. Virginia Tech; 2013. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/10919/23867.

Council of Science Editors:

El-Shambakey MT. Real-Time Software Transactional Memory: Contention Managers, Time Bounds, and Implementations. [Doctoral Dissertation]. Virginia Tech; 2013. Available from: http://hdl.handle.net/10919/23867


Virginia Tech

30. Lerner, Lee Wilmoth. Trustworthy Embedded Computing for Cyber-Physical Control.

Degree: PhD, Electrical and Computer Engineering, 2015, Virginia Tech

 A cyber-physical controller (CPC) uses computing to control a physical process. Example CPCs can be found in self-driving automobiles, unmanned aerial vehicles, and other autonomous… (more)

Subjects/Keywords: Trustworthy Computing; Secure Computing; Autonomic Computing; Cybersecurity; Embedded Systems; Cyber-Physical Systems; Process Control Systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lerner, L. W. (2015). Trustworthy Embedded Computing for Cyber-Physical Control. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/51545

Chicago Manual of Style (16th Edition):

Lerner, Lee Wilmoth. “Trustworthy Embedded Computing for Cyber-Physical Control.” 2015. Doctoral Dissertation, Virginia Tech. Accessed January 21, 2020. http://hdl.handle.net/10919/51545.

MLA Handbook (7th Edition):

Lerner, Lee Wilmoth. “Trustworthy Embedded Computing for Cyber-Physical Control.” 2015. Web. 21 Jan 2020.

Vancouver:

Lerner LW. Trustworthy Embedded Computing for Cyber-Physical Control. [Internet] [Doctoral dissertation]. Virginia Tech; 2015. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/10919/51545.

Council of Science Editors:

Lerner LW. Trustworthy Embedded Computing for Cyber-Physical Control. [Doctoral Dissertation]. Virginia Tech; 2015. Available from: http://hdl.handle.net/10919/51545

[1] [2] [3] [4] [5] … [17]

.