Low Power Circuits for Smart Flexible ECG Sensors.
Degree: PhD, Computer Science, 2020, York University
Cardiovascular diseases (CVDs) are the world leading cause of death. In-home heart condition monitoring effectively reduced the CVD patient hospitalization rate. Flexible electrocardiogram (ECG) sensor provides an affordable, convenient and comfortable in-home monitoring solution. The three critical building blocks of the ECG sensor i.e., analog frontend (AFE), QRS detector, and cardiac arrhythmia classifier (CAC), are studied in this research.
A fully differential difference amplifier (FDDA) based AFE that employs DC-coupled input stage increases the input impedance and improves CMRR. A parasitic capacitor reuse technique is proposed to improve the noise/area efficiency and CMRR. An on-body DC bias scheme is introduced to deal with the input DC offset. Implemented in 0.35m CMOS process with an area of 0.405mm2, the proposed AFE consumes 0.9W at 1.8V and shows excellent noise effective factor of 2.55, and CMRR of 76dB. Experiment shows the proposed AFE not only picks up clean ECG signal with electrodes placed as close as 2cm under both resting and walking conditions, but also obtains the distinct -wave after eye blink from EEG recording.
A personalized QRS detection algorithm is proposed to achieve an average positive prediction rate of 99.39% and sensitivity rate of 99.21%. The user-specific template avoids the complicate models and parameters used in existing algorithms while covers most situations for practical applications. The detection is based on the comparison of the correlation coefficient of the user-specific template with the ECG segment under detection. The proposed one-target clustering reduced the required loops.
A continuous-in-time discrete-in-amplitude (CTDA) artificial neural network (ANN) based CAC is proposed for the smart ECG sensor. The proposed CAC achieves over 98% classification accuracy for 4 types of beats defined by AAMI (Association for the Advancement of Medical Instrumentation). The CTDA scheme significantly reduces the input sample numbers and simplifies the sample representation to one bit. Thus, the number of arithmetic operations and the ANN structure are greatly simplified. The proposed CAC is verified by FPGA and implemented in 0.18m CMOS process. Simulation results show it can operate at clock frequencies from 10KHz to 50MHz. Average power for the patient with 75bpm heart rate is 13.34W.
Advisors/Committee Members: Lian, Yong Peter (advisor).
Subjects/Keywords: Biomedical engineering; Electrocardiogram (ECG); Analog Front-end; QRS detector; Cardiac Arrhythmia Classifier; Low power; Common mode rejection ratio (CMRR); Noise efficiency factor (NEF); Application specific integrated circuits (ASIC); DC-coupled; Patient-specific; Classification accuracy; Low noise; Flexible ECG sensor; Sensor interface circuits
to Zotero / EndNote / Reference
APA (6th Edition):
Zhao, Y. (2020). Low Power Circuits for Smart Flexible ECG Sensors. (Doctoral Dissertation). York University. Retrieved from https://yorkspace.library.yorku.ca/xmlui/handle/10315/37346
Chicago Manual of Style (16th Edition):
Zhao, Yang. “Low Power Circuits for Smart Flexible ECG Sensors.” 2020. Doctoral Dissertation, York University. Accessed July 08, 2020.
MLA Handbook (7th Edition):
Zhao, Yang. “Low Power Circuits for Smart Flexible ECG Sensors.” 2020. Web. 08 Jul 2020.
Zhao Y. Low Power Circuits for Smart Flexible ECG Sensors. [Internet] [Doctoral dissertation]. York University; 2020. [cited 2020 Jul 08].
Available from: https://yorkspace.library.yorku.ca/xmlui/handle/10315/37346.
Council of Science Editors:
Zhao Y. Low Power Circuits for Smart Flexible ECG Sensors. [Doctoral Dissertation]. York University; 2020. Available from: https://yorkspace.library.yorku.ca/xmlui/handle/10315/37346