Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for +publisher:"Virginia Tech" +contributor:("Feng, Wu-Chun"). Showing records 1 – 30 of 49 total matches.

[1] [2]

Search Limiters

Last 2 Years | English Only

Degrees

Levels

▼ Search Limiters


Virginia Tech

1. Dhoke, Aditya Anil. On Partial Aborts and Reducing Validation Costs in Fault-tolerant Distributed Transactional Memory.

Degree: MS, Computer Science, 2013, Virginia Tech

 Distributed Transactional Memory (DTM) is an emerging synchronization abstraction thatpromises to alleviate the scalability, programmability, and composability challenges of lock-based distributed synchronization. With DTM, programmers… (more)

Subjects/Keywords: Software Transactional Memory; Partial Abort; Validation; Closed Nesting; Checkpointing

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Dhoke, A. A. (2013). On Partial Aborts and Reducing Validation Costs in Fault-tolerant Distributed Transactional Memory. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/23890

Chicago Manual of Style (16th Edition):

Dhoke, Aditya Anil. “On Partial Aborts and Reducing Validation Costs in Fault-tolerant Distributed Transactional Memory.” 2013. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/23890.

MLA Handbook (7th Edition):

Dhoke, Aditya Anil. “On Partial Aborts and Reducing Validation Costs in Fault-tolerant Distributed Transactional Memory.” 2013. Web. 19 Oct 2019.

Vancouver:

Dhoke AA. On Partial Aborts and Reducing Validation Costs in Fault-tolerant Distributed Transactional Memory. [Internet] [Masters thesis]. Virginia Tech; 2013. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/23890.

Council of Science Editors:

Dhoke AA. On Partial Aborts and Reducing Validation Costs in Fault-tolerant Distributed Transactional Memory. [Masters Thesis]. Virginia Tech; 2013. Available from: http://hdl.handle.net/10919/23890


Virginia Tech

2. Lee, Kenneth Sydney. Characterization and Exploitation of GPU Memory Systems.

Degree: MS, Computer Science and Applications, 2012, Virginia Tech

 Graphics Processing Units (GPUs) are workhorses of modern performance due to their ability to achieve massive speedups on parallel applications. The massive number of threads… (more)

Subjects/Keywords: Data Transfer; Performance Modeling; GPGPU; APU; GPU; Memory Systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lee, K. S. (2012). Characterization and Exploitation of GPU Memory Systems. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/34215

Chicago Manual of Style (16th Edition):

Lee, Kenneth Sydney. “Characterization and Exploitation of GPU Memory Systems.” 2012. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/34215.

MLA Handbook (7th Edition):

Lee, Kenneth Sydney. “Characterization and Exploitation of GPU Memory Systems.” 2012. Web. 19 Oct 2019.

Vancouver:

Lee KS. Characterization and Exploitation of GPU Memory Systems. [Internet] [Masters thesis]. Virginia Tech; 2012. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/34215.

Council of Science Editors:

Lee KS. Characterization and Exploitation of GPU Memory Systems. [Masters Thesis]. Virginia Tech; 2012. Available from: http://hdl.handle.net/10919/34215


Virginia Tech

3. Pimenta Pereira, Karl Savio. Characterization of FPGA-based High Performance Computers.

Degree: MS, Electrical and Computer Engineering, 2011, Virginia Tech

 As CPU clock frequencies plateau and the doubling of CPU cores per processor exacerbate the memory wall, hybrid core computing, utilizing CPUs augmented with FPGAs… (more)

Subjects/Keywords: FFT; molecular dynamics; integer-point; floating-point; GPU; HPC; FPGA

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Pimenta Pereira, K. S. (2011). Characterization of FPGA-based High Performance Computers. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/34483

Chicago Manual of Style (16th Edition):

Pimenta Pereira, Karl Savio. “Characterization of FPGA-based High Performance Computers.” 2011. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/34483.

MLA Handbook (7th Edition):

Pimenta Pereira, Karl Savio. “Characterization of FPGA-based High Performance Computers.” 2011. Web. 19 Oct 2019.

Vancouver:

Pimenta Pereira KS. Characterization of FPGA-based High Performance Computers. [Internet] [Masters thesis]. Virginia Tech; 2011. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/34483.

Council of Science Editors:

Pimenta Pereira KS. Characterization of FPGA-based High Performance Computers. [Masters Thesis]. Virginia Tech; 2011. Available from: http://hdl.handle.net/10919/34483


Virginia Tech

4. Shalf, John Marshall. Advanced System-Scale and Chip-Scale Interconnection Networks for Ultrascale Systems.

Degree: MS, Electrical and Computer Engineering, 2010, Virginia Tech

 The path towards realizing next-generation petascale and exascale computing is increasingly dependent on building supercomputers with unprecedented numbers of processors. Given the rise of multicore… (more)

Subjects/Keywords: energy efficiency; manycore; exascale; interconnects; NoC; photonics

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Shalf, J. M. (2010). Advanced System-Scale and Chip-Scale Interconnection Networks for Ultrascale Systems. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/36134

Chicago Manual of Style (16th Edition):

Shalf, John Marshall. “Advanced System-Scale and Chip-Scale Interconnection Networks for Ultrascale Systems.” 2010. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/36134.

MLA Handbook (7th Edition):

Shalf, John Marshall. “Advanced System-Scale and Chip-Scale Interconnection Networks for Ultrascale Systems.” 2010. Web. 19 Oct 2019.

Vancouver:

Shalf JM. Advanced System-Scale and Chip-Scale Interconnection Networks for Ultrascale Systems. [Internet] [Masters thesis]. Virginia Tech; 2010. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/36134.

Council of Science Editors:

Shalf JM. Advanced System-Scale and Chip-Scale Interconnection Networks for Ultrascale Systems. [Masters Thesis]. Virginia Tech; 2010. Available from: http://hdl.handle.net/10919/36134


Virginia Tech

5. Sethi, Iccha. Clinician Decision Support Dashboard: Extracting value from Electronic Medical Records.

Degree: MS, Computer Science, 2012, Virginia Tech

 Medical records are rapidly being digitized to electronic medical records. Although Electronic Medical Records (EMRs) improve administration, billing, and logistics, an open research problem remains… (more)

Subjects/Keywords: electronic medical records; clinical decision support systems; text data mining; medical informatics

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sethi, I. (2012). Clinician Decision Support Dashboard: Extracting value from Electronic Medical Records. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/41894

Chicago Manual of Style (16th Edition):

Sethi, Iccha. “Clinician Decision Support Dashboard: Extracting value from Electronic Medical Records.” 2012. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/41894.

MLA Handbook (7th Edition):

Sethi, Iccha. “Clinician Decision Support Dashboard: Extracting value from Electronic Medical Records.” 2012. Web. 19 Oct 2019.

Vancouver:

Sethi I. Clinician Decision Support Dashboard: Extracting value from Electronic Medical Records. [Internet] [Masters thesis]. Virginia Tech; 2012. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/41894.

Council of Science Editors:

Sethi I. Clinician Decision Support Dashboard: Extracting value from Electronic Medical Records. [Masters Thesis]. Virginia Tech; 2012. Available from: http://hdl.handle.net/10919/41894


Virginia Tech

6. Pickering, Brent Phillip. Evaluating the OpenACC API for Parallelization of CFD Applications.

Degree: MS, Aerospace and Ocean Engineering, 2014, Virginia Tech

 Directive-based programming of graphics processing units (GPUs) has recently appeared as a viable alternative to using specialized low-level languages such as CUDA C and OpenCL… (more)

Subjects/Keywords: graphics processing unit (GPU); computational fluid dynamics (CFD); directive-based programming; parallel programming; OpenACC; Fortran 2003; stencil code; finite-volume method

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Pickering, B. P. (2014). Evaluating the OpenACC API for Parallelization of CFD Applications. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/50487

Chicago Manual of Style (16th Edition):

Pickering, Brent Phillip. “Evaluating the OpenACC API for Parallelization of CFD Applications.” 2014. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/50487.

MLA Handbook (7th Edition):

Pickering, Brent Phillip. “Evaluating the OpenACC API for Parallelization of CFD Applications.” 2014. Web. 19 Oct 2019.

Vancouver:

Pickering BP. Evaluating the OpenACC API for Parallelization of CFD Applications. [Internet] [Masters thesis]. Virginia Tech; 2014. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/50487.

Council of Science Editors:

Pickering BP. Evaluating the OpenACC API for Parallelization of CFD Applications. [Masters Thesis]. Virginia Tech; 2014. Available from: http://hdl.handle.net/10919/50487


Virginia Tech

7. Sathre, Paul Daniel. On the Complexity of Robust Source-to-Source Translation from CUDA to OpenCL.

Degree: MS, Computer Science, 2013, Virginia Tech

 The use of hardware accelerators in high-performance computing has grown increasingly prevalent, particularly due to the growth of graphics processing units (GPUs) as general-purpose (GPGPU)… (more)

Subjects/Keywords: Source Translation; Clang; CUDA; OpenCL; GPU; GPGPU; Compilers

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sathre, P. D. (2013). On the Complexity of Robust Source-to-Source Translation from CUDA to OpenCL. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/52631

Chicago Manual of Style (16th Edition):

Sathre, Paul Daniel. “On the Complexity of Robust Source-to-Source Translation from CUDA to OpenCL.” 2013. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/52631.

MLA Handbook (7th Edition):

Sathre, Paul Daniel. “On the Complexity of Robust Source-to-Source Translation from CUDA to OpenCL.” 2013. Web. 19 Oct 2019.

Vancouver:

Sathre PD. On the Complexity of Robust Source-to-Source Translation from CUDA to OpenCL. [Internet] [Masters thesis]. Virginia Tech; 2013. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/52631.

Council of Science Editors:

Sathre PD. On the Complexity of Robust Source-to-Source Translation from CUDA to OpenCL. [Masters Thesis]. Virginia Tech; 2013. Available from: http://hdl.handle.net/10919/52631


Virginia Tech

8. Braithwaite, Ryan Karl. NUMA Data-Access Bandwidth Characterization and Modeling.

Degree: MS, Computer Science and Applications, 2012, Virginia Tech

 Clusters of seemingly homogeneous compute nodes are increasingly heterogeneous within each node due to replication and distribution of node-level subsystems. This intra-node heterogeneity can adversely… (more)

Subjects/Keywords: Performance Modeling; NUMA; Benchmarking

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Braithwaite, R. K. (2012). NUMA Data-Access Bandwidth Characterization and Modeling. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/31151

Chicago Manual of Style (16th Edition):

Braithwaite, Ryan Karl. “NUMA Data-Access Bandwidth Characterization and Modeling.” 2012. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/31151.

MLA Handbook (7th Edition):

Braithwaite, Ryan Karl. “NUMA Data-Access Bandwidth Characterization and Modeling.” 2012. Web. 19 Oct 2019.

Vancouver:

Braithwaite RK. NUMA Data-Access Bandwidth Characterization and Modeling. [Internet] [Masters thesis]. Virginia Tech; 2012. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/31151.

Council of Science Editors:

Braithwaite RK. NUMA Data-Access Bandwidth Characterization and Modeling. [Masters Thesis]. Virginia Tech; 2012. Available from: http://hdl.handle.net/10919/31151


Virginia Tech

9. Kindel, David Garret. Reducing Subthreshold Leakage Power Through Hybrid MOSFET-NEMS Power Gating.

Degree: MS, Electrical and Computer Engineering, 2016, Virginia Tech

 Modern devices such as smartphones and smartwatches spend a large amount of their life idle, waiting for external events. During this time, they are expending… (more)

Subjects/Keywords: NEMS; Power Gating; Low Power; Simulator; Computer Architecture

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kindel, D. G. (2016). Reducing Subthreshold Leakage Power Through Hybrid MOSFET-NEMS Power Gating. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/72871

Chicago Manual of Style (16th Edition):

Kindel, David Garret. “Reducing Subthreshold Leakage Power Through Hybrid MOSFET-NEMS Power Gating.” 2016. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/72871.

MLA Handbook (7th Edition):

Kindel, David Garret. “Reducing Subthreshold Leakage Power Through Hybrid MOSFET-NEMS Power Gating.” 2016. Web. 19 Oct 2019.

Vancouver:

Kindel DG. Reducing Subthreshold Leakage Power Through Hybrid MOSFET-NEMS Power Gating. [Internet] [Masters thesis]. Virginia Tech; 2016. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/72871.

Council of Science Editors:

Kindel DG. Reducing Subthreshold Leakage Power Through Hybrid MOSFET-NEMS Power Gating. [Masters Thesis]. Virginia Tech; 2016. Available from: http://hdl.handle.net/10919/72871


Virginia Tech

10. Meeramohideen Mohamed, Nabeel. Data-Intensive Biocomputing in the Cloud.

Degree: MS, Computer Science, 2013, Virginia Tech

 Next-generation sequencing (NGS) technologies have made it possible to rapidly sequence the human genome, heralding a new era of health-care innovations based on personalized genetic… (more)

Subjects/Keywords: Cloud Computing; Next Generation Sequencing; MapReduce; GATK; Workflow

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Meeramohideen Mohamed, N. (2013). Data-Intensive Biocomputing in the Cloud. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/23847

Chicago Manual of Style (16th Edition):

Meeramohideen Mohamed, Nabeel. “Data-Intensive Biocomputing in the Cloud.” 2013. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/23847.

MLA Handbook (7th Edition):

Meeramohideen Mohamed, Nabeel. “Data-Intensive Biocomputing in the Cloud.” 2013. Web. 19 Oct 2019.

Vancouver:

Meeramohideen Mohamed N. Data-Intensive Biocomputing in the Cloud. [Internet] [Masters thesis]. Virginia Tech; 2013. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/23847.

Council of Science Editors:

Meeramohideen Mohamed N. Data-Intensive Biocomputing in the Cloud. [Masters Thesis]. Virginia Tech; 2013. Available from: http://hdl.handle.net/10919/23847


Virginia Tech

11. Daga, Mayank. Architecture-Aware Mapping and Optimization on Heterogeneous Computing Systems.

Degree: MS, Computer Science, 2011, Virginia Tech

 The emergence of scientific applications embedded with multiple modes of parallelism has made heterogeneous computing systems indispensable in high performance computing. The popularity of such… (more)

Subjects/Keywords: molecular modeling; performance evaluation; optimization; OpenCL; CUDA; GPU; multicore CPU

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Daga, M. (2011). Architecture-Aware Mapping and Optimization on Heterogeneous Computing Systems. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/32535

Chicago Manual of Style (16th Edition):

Daga, Mayank. “Architecture-Aware Mapping and Optimization on Heterogeneous Computing Systems.” 2011. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/32535.

MLA Handbook (7th Edition):

Daga, Mayank. “Architecture-Aware Mapping and Optimization on Heterogeneous Computing Systems.” 2011. Web. 19 Oct 2019.

Vancouver:

Daga M. Architecture-Aware Mapping and Optimization on Heterogeneous Computing Systems. [Internet] [Masters thesis]. Virginia Tech; 2011. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/32535.

Council of Science Editors:

Daga M. Architecture-Aware Mapping and Optimization on Heterogeneous Computing Systems. [Masters Thesis]. Virginia Tech; 2011. Available from: http://hdl.handle.net/10919/32535


Virginia Tech

12. Martinez Arroyo, Gabriel Ernesto. Cu2cl: a Cuda-To-Opencl Translator for Multi- and Many-Core Architectures.

Degree: MS, Computer Science and Applications, 2011, Virginia Tech

 The use of graphics processing units (GPUs) in high-performance parallel computing continues to steadily become more prevalent, often as part of a heterogeneous system. For… (more)

Subjects/Keywords: GPU; Compilers; CUDA; OpenCL; Source Translation; Clang

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Martinez Arroyo, G. E. (2011). Cu2cl: a Cuda-To-Opencl Translator for Multi- and Many-Core Architectures. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/34233

Chicago Manual of Style (16th Edition):

Martinez Arroyo, Gabriel Ernesto. “Cu2cl: a Cuda-To-Opencl Translator for Multi- and Many-Core Architectures.” 2011. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/34233.

MLA Handbook (7th Edition):

Martinez Arroyo, Gabriel Ernesto. “Cu2cl: a Cuda-To-Opencl Translator for Multi- and Many-Core Architectures.” 2011. Web. 19 Oct 2019.

Vancouver:

Martinez Arroyo GE. Cu2cl: a Cuda-To-Opencl Translator for Multi- and Many-Core Architectures. [Internet] [Masters thesis]. Virginia Tech; 2011. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/34233.

Council of Science Editors:

Martinez Arroyo GE. Cu2cl: a Cuda-To-Opencl Translator for Multi- and Many-Core Architectures. [Masters Thesis]. Virginia Tech; 2011. Available from: http://hdl.handle.net/10919/34233


Virginia Tech

13. Verma, Anshuman. On the Programmability and Performance of OpenCL Designs for FPGA.

Degree: MS, Electrical and Computer Engineering, 2018, Virginia Tech

 Field programmable gate arrays (FPGAs) have been emerging as a promising bedrock to provide opportunities for several types of accelerators that spans across various domains… (more)

Subjects/Keywords: FPGA; OpenCL; HDL; HLS; AOCL; Verilog; Accelerator; GEM; Stencil

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Verma, A. (2018). On the Programmability and Performance of OpenCL Designs for FPGA. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/92699

Chicago Manual of Style (16th Edition):

Verma, Anshuman. “On the Programmability and Performance of OpenCL Designs for FPGA.” 2018. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/92699.

MLA Handbook (7th Edition):

Verma, Anshuman. “On the Programmability and Performance of OpenCL Designs for FPGA.” 2018. Web. 19 Oct 2019.

Vancouver:

Verma A. On the Programmability and Performance of OpenCL Designs for FPGA. [Internet] [Masters thesis]. Virginia Tech; 2018. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/92699.

Council of Science Editors:

Verma A. On the Programmability and Performance of OpenCL Designs for FPGA. [Masters Thesis]. Virginia Tech; 2018. Available from: http://hdl.handle.net/10919/92699


Virginia Tech

14. Dutta, Bishwajit. Power Analysis and Prediction for Heterogeneous Computation.

Degree: MS, Electrical and Computer Engineering, 2018, Virginia Tech

 Power, performance, and cost dictate the procurement and operation of high-performance computing (HPC) systems. These systems use graphics processing units (GPUs) for performance boost. In… (more)

Subjects/Keywords: Power and Performance; GPU; Heterogeneous Computation; Machine Learning

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Dutta, B. (2018). Power Analysis and Prediction for Heterogeneous Computation. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/92870

Chicago Manual of Style (16th Edition):

Dutta, Bishwajit. “Power Analysis and Prediction for Heterogeneous Computation.” 2018. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/92870.

MLA Handbook (7th Edition):

Dutta, Bishwajit. “Power Analysis and Prediction for Heterogeneous Computation.” 2018. Web. 19 Oct 2019.

Vancouver:

Dutta B. Power Analysis and Prediction for Heterogeneous Computation. [Internet] [Masters thesis]. Virginia Tech; 2018. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/92870.

Council of Science Editors:

Dutta B. Power Analysis and Prediction for Heterogeneous Computation. [Masters Thesis]. Virginia Tech; 2018. Available from: http://hdl.handle.net/10919/92870

15. Bijanapalli Chakri, Ramakrishna. Enabling the use of Heterogeneous Computing for Bioinformatics.

Degree: MS, Electrical and Computer Engineering, 2013, Virginia Tech

 The huge amount of information in the encoded sequence of DNA and increasing interest in uncovering new discoveries has spurred interest in accelerating the DNA… (more)

Subjects/Keywords: FPGA; Hardware Acceleration; High Performance Computing; DNA Alignment; LabVIEW; Heterogeneous Computing; GP-GPUs

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Bijanapalli Chakri, R. (2013). Enabling the use of Heterogeneous Computing for Bioinformatics. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/23866

Chicago Manual of Style (16th Edition):

Bijanapalli Chakri, Ramakrishna. “Enabling the use of Heterogeneous Computing for Bioinformatics.” 2013. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/23866.

MLA Handbook (7th Edition):

Bijanapalli Chakri, Ramakrishna. “Enabling the use of Heterogeneous Computing for Bioinformatics.” 2013. Web. 19 Oct 2019.

Vancouver:

Bijanapalli Chakri R. Enabling the use of Heterogeneous Computing for Bioinformatics. [Internet] [Masters thesis]. Virginia Tech; 2013. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/23866.

Council of Science Editors:

Bijanapalli Chakri R. Enabling the use of Heterogeneous Computing for Bioinformatics. [Masters Thesis]. Virginia Tech; 2013. Available from: http://hdl.handle.net/10919/23866

16. Panwar, Lokendra Singh. Performance Modeling, Optimization, and Characterization on Heterogeneous Architectures.

Degree: MS, Computer Science, 2014, Virginia Tech

 Today, heterogeneous computing has truly reshaped the way scientists think and approach high-performance computing (HPC). Hardware accelerators such as general-purpose graphics processing units (GPUs) and… (more)

Subjects/Keywords: Heterogeneous Computing; Graphics Processing Unit (GPU); GPU Emulation; Performance Modeling; Finite Difference Method; Seismology Modeling

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Panwar, L. S. (2014). Performance Modeling, Optimization, and Characterization on Heterogeneous Architectures. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/50585

Chicago Manual of Style (16th Edition):

Panwar, Lokendra Singh. “Performance Modeling, Optimization, and Characterization on Heterogeneous Architectures.” 2014. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/50585.

MLA Handbook (7th Edition):

Panwar, Lokendra Singh. “Performance Modeling, Optimization, and Characterization on Heterogeneous Architectures.” 2014. Web. 19 Oct 2019.

Vancouver:

Panwar LS. Performance Modeling, Optimization, and Characterization on Heterogeneous Architectures. [Internet] [Masters thesis]. Virginia Tech; 2014. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/50585.

Council of Science Editors:

Panwar LS. Performance Modeling, Optimization, and Characterization on Heterogeneous Architectures. [Masters Thesis]. Virginia Tech; 2014. Available from: http://hdl.handle.net/10919/50585


Virginia Tech

17. Zhang, Jing. Transforming and Optimizing Irregular Applications for Parallel Architectures.

Degree: PhD, Computer Science, 2018, Virginia Tech

 Parallel architectures, including multi-core processors, many-core processors, and multi-node systems, have become commonplace, as it is no longer feasible to improve single-core performance through increasing… (more)

Subjects/Keywords: Irregular Applications; Parallel Architectures; Multi-core; Many-core; Multi-node; Bioinformatics

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zhang, J. (2018). Transforming and Optimizing Irregular Applications for Parallel Architectures. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/82069

Chicago Manual of Style (16th Edition):

Zhang, Jing. “Transforming and Optimizing Irregular Applications for Parallel Architectures.” 2018. Doctoral Dissertation, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/82069.

MLA Handbook (7th Edition):

Zhang, Jing. “Transforming and Optimizing Irregular Applications for Parallel Architectures.” 2018. Web. 19 Oct 2019.

Vancouver:

Zhang J. Transforming and Optimizing Irregular Applications for Parallel Architectures. [Internet] [Doctoral dissertation]. Virginia Tech; 2018. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/82069.

Council of Science Editors:

Zhang J. Transforming and Optimizing Irregular Applications for Parallel Architectures. [Doctoral Dissertation]. Virginia Tech; 2018. Available from: http://hdl.handle.net/10919/82069


Virginia Tech

18. Hou, Kaixi. Exploring Performance Portability for Accelerators via High-level Parallel Patterns.

Degree: PhD, Computer Science, 2018, Virginia Tech

 Nowadays, parallel accelerators have become prominent and ubiquitous, e.g., multi-core CPUs, many-core GPUs (Graphics Processing Units) and Intel Xeon Phi. The performance gains from them… (more)

Subjects/Keywords: GPU; AVX; sort; stencil; wavefront; pattern; parallelism

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hou, K. (2018). Exploring Performance Portability for Accelerators via High-level Parallel Patterns. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/84923

Chicago Manual of Style (16th Edition):

Hou, Kaixi. “Exploring Performance Portability for Accelerators via High-level Parallel Patterns.” 2018. Doctoral Dissertation, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/84923.

MLA Handbook (7th Edition):

Hou, Kaixi. “Exploring Performance Portability for Accelerators via High-level Parallel Patterns.” 2018. Web. 19 Oct 2019.

Vancouver:

Hou K. Exploring Performance Portability for Accelerators via High-level Parallel Patterns. [Internet] [Doctoral dissertation]. Virginia Tech; 2018. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/84923.

Council of Science Editors:

Hou K. Exploring Performance Portability for Accelerators via High-level Parallel Patterns. [Doctoral Dissertation]. Virginia Tech; 2018. Available from: http://hdl.handle.net/10919/84923


Virginia Tech

19. Henry, Michael B. Emerging Power-Gating Techniques for Low Power Digital Circuits.

Degree: PhD, Electrical and Computer Engineering, 2011, Virginia Tech

 As transistor sizes scale down and levels of integration increase, leakage power has become a critical problem in modern low-power microprocessors. This is especially true… (more)

Subjects/Keywords: Sense-Amplifier Pass Transistor Logic; NEMS; Digital Electronics; Power-Gating; Low Power

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Henry, M. B. (2011). Emerging Power-Gating Techniques for Low Power Digital Circuits. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/29627

Chicago Manual of Style (16th Edition):

Henry, Michael B. “Emerging Power-Gating Techniques for Low Power Digital Circuits.” 2011. Doctoral Dissertation, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/29627.

MLA Handbook (7th Edition):

Henry, Michael B. “Emerging Power-Gating Techniques for Low Power Digital Circuits.” 2011. Web. 19 Oct 2019.

Vancouver:

Henry MB. Emerging Power-Gating Techniques for Low Power Digital Circuits. [Internet] [Doctoral dissertation]. Virginia Tech; 2011. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/29627.

Council of Science Editors:

Henry MB. Emerging Power-Gating Techniques for Low Power Digital Circuits. [Doctoral Dissertation]. Virginia Tech; 2011. Available from: http://hdl.handle.net/10919/29627


Virginia Tech

20. Uliana, David Christopher. FPGA-Based Accelerator Development for Non-Engineers.

Degree: MS, Electrical and Computer Engineering, 2014, Virginia Tech

 In today's world of big-data computing, access to massive, complex data sets has reached an unprecedented level, and the task of intelligently processing such data… (more)

Subjects/Keywords: Big-data; HPC; FPGA; Heterogeneous Computing; Life Sciences

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Uliana, D. C. (2014). FPGA-Based Accelerator Development for Non-Engineers. (Masters Thesis). Virginia Tech. Retrieved from http://hdl.handle.net/10919/78091

Chicago Manual of Style (16th Edition):

Uliana, David Christopher. “FPGA-Based Accelerator Development for Non-Engineers.” 2014. Masters Thesis, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/78091.

MLA Handbook (7th Edition):

Uliana, David Christopher. “FPGA-Based Accelerator Development for Non-Engineers.” 2014. Web. 19 Oct 2019.

Vancouver:

Uliana DC. FPGA-Based Accelerator Development for Non-Engineers. [Internet] [Masters thesis]. Virginia Tech; 2014. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/78091.

Council of Science Editors:

Uliana DC. FPGA-Based Accelerator Development for Non-Engineers. [Masters Thesis]. Virginia Tech; 2014. Available from: http://hdl.handle.net/10919/78091


Virginia Tech

21. Elteir, Marwa Khamis. A MapReduce Framework for Heterogeneous Computing Architectures.

Degree: PhD, Computer Science, 2012, Virginia Tech

  Nowadays, an increasing number of computational systems are equipped with heterogeneous compute resources, i.e., following different architecture. This applies to the level of a… (more)

Subjects/Keywords: Atomics; Graphics Processing Units; Programming Models; Heterogeneous Computing; MapReduce

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Elteir, M. K. (2012). A MapReduce Framework for Heterogeneous Computing Architectures. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/28786

Chicago Manual of Style (16th Edition):

Elteir, Marwa Khamis. “A MapReduce Framework for Heterogeneous Computing Architectures.” 2012. Doctoral Dissertation, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/28786.

MLA Handbook (7th Edition):

Elteir, Marwa Khamis. “A MapReduce Framework for Heterogeneous Computing Architectures.” 2012. Web. 19 Oct 2019.

Vancouver:

Elteir MK. A MapReduce Framework for Heterogeneous Computing Architectures. [Internet] [Doctoral dissertation]. Virginia Tech; 2012. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/28786.

Council of Science Editors:

Elteir MK. A MapReduce Framework for Heterogeneous Computing Architectures. [Doctoral Dissertation]. Virginia Tech; 2012. Available from: http://hdl.handle.net/10919/28786


Virginia Tech

22. Krommydas, Konstantinos. Towards Enhancing Performance, Programmability, and Portability in Heterogeneous Computing.

Degree: PhD, Computer Science, 2017, Virginia Tech

 The proliferation of a diverse set of heterogeneous computing platforms in conjunction with the plethora of programming languages and optimization techniques on each language for… (more)

Subjects/Keywords: Performance; Programmability; Heterogeneous Architectures; Parallel Computing; Programming Framework

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Krommydas, K. (2017). Towards Enhancing Performance, Programmability, and Portability in Heterogeneous Computing. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/77582

Chicago Manual of Style (16th Edition):

Krommydas, Konstantinos. “Towards Enhancing Performance, Programmability, and Portability in Heterogeneous Computing.” 2017. Doctoral Dissertation, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/77582.

MLA Handbook (7th Edition):

Krommydas, Konstantinos. “Towards Enhancing Performance, Programmability, and Portability in Heterogeneous Computing.” 2017. Web. 19 Oct 2019.

Vancouver:

Krommydas K. Towards Enhancing Performance, Programmability, and Portability in Heterogeneous Computing. [Internet] [Doctoral dissertation]. Virginia Tech; 2017. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/77582.

Council of Science Editors:

Krommydas K. Towards Enhancing Performance, Programmability, and Portability in Heterogeneous Computing. [Doctoral Dissertation]. Virginia Tech; 2017. Available from: http://hdl.handle.net/10919/77582


Virginia Tech

23. Love, Andrew Ross. A Modular Flow for Rapid FPGA Design Implementation.

Degree: PhD, Electrical and Computer Engineering, 2015, Virginia Tech

 This dissertation proposes an alternative FPGA design compilation flow to reduce the back-end time required to implement an FPGA design to below the level at… (more)

Subjects/Keywords: FPGA Productivity; Modular Design; Instant Gratification; Attention Span; Design Assembly Flow

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Love, A. R. (2015). A Modular Flow for Rapid FPGA Design Implementation. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/51608

Chicago Manual of Style (16th Edition):

Love, Andrew Ross. “A Modular Flow for Rapid FPGA Design Implementation.” 2015. Doctoral Dissertation, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/51608.

MLA Handbook (7th Edition):

Love, Andrew Ross. “A Modular Flow for Rapid FPGA Design Implementation.” 2015. Web. 19 Oct 2019.

Vancouver:

Love AR. A Modular Flow for Rapid FPGA Design Implementation. [Internet] [Doctoral dissertation]. Virginia Tech; 2015. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/51608.

Council of Science Editors:

Love AR. A Modular Flow for Rapid FPGA Design Implementation. [Doctoral Dissertation]. Virginia Tech; 2015. Available from: http://hdl.handle.net/10919/51608


Virginia Tech

24. Aji, Ashwin M. Programming High-Performance Clusters with Heterogeneous Computing Devices.

Degree: PhD, Computer Science, 2015, Virginia Tech

 Today's high-performance computing (HPC) clusters are seeing an increase in the adoption of accelerators like GPUs, FPGAs and co-processors, leading to heterogeneity in the computation… (more)

Subjects/Keywords: Runtime Systems; Programming Models; General Purpose Graphics Processing Units (GPGPUs); Message Passing Interface (MPI); CUDA; OpenCL

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Aji, A. M. (2015). Programming High-Performance Clusters with Heterogeneous Computing Devices. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/52366

Chicago Manual of Style (16th Edition):

Aji, Ashwin M. “Programming High-Performance Clusters with Heterogeneous Computing Devices.” 2015. Doctoral Dissertation, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/52366.

MLA Handbook (7th Edition):

Aji, Ashwin M. “Programming High-Performance Clusters with Heterogeneous Computing Devices.” 2015. Web. 19 Oct 2019.

Vancouver:

Aji AM. Programming High-Performance Clusters with Heterogeneous Computing Devices. [Internet] [Doctoral dissertation]. Virginia Tech; 2015. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/52366.

Council of Science Editors:

Aji AM. Programming High-Performance Clusters with Heterogeneous Computing Devices. [Doctoral Dissertation]. Virginia Tech; 2015. Available from: http://hdl.handle.net/10919/52366


Virginia Tech

25. Singh, Hermanpreet. Controlling Scalability in Distributed Virtual Environments.

Degree: PhD, Computer Science, 2013, Virginia Tech

 A Distributed Virtual Environment (DVE) system provides a shared virtual environment where physically separated users can interact and collaborate over a computer network. More simultaneous… (more)

Subjects/Keywords: Scalability; Distributed Virtual Environments; Virtual Reality

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Singh, H. (2013). Controlling Scalability in Distributed Virtual Environments. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/20372

Chicago Manual of Style (16th Edition):

Singh, Hermanpreet. “Controlling Scalability in Distributed Virtual Environments.” 2013. Doctoral Dissertation, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/20372.

MLA Handbook (7th Edition):

Singh, Hermanpreet. “Controlling Scalability in Distributed Virtual Environments.” 2013. Web. 19 Oct 2019.

Vancouver:

Singh H. Controlling Scalability in Distributed Virtual Environments. [Internet] [Doctoral dissertation]. Virginia Tech; 2013. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/20372.

Council of Science Editors:

Singh H. Controlling Scalability in Distributed Virtual Environments. [Doctoral Dissertation]. Virginia Tech; 2013. Available from: http://hdl.handle.net/10919/20372


Virginia Tech

26. Li, Dong. Scalable and Energy Efficient Execution Methods for Multicore Systems.

Degree: PhD, Computer Science, 2011, Virginia Tech

 Multicore architectures impose great pressure on resource management. The exploration spaces available for resource management increase explosively, especially for large-scale high end computing systems. The… (more)

Subjects/Keywords: Performance Modeling and Analysis; Multicore Processors; Power-Aware Computing; Concurrency Throttling; High-Performance Computing

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Li, D. (2011). Scalable and Energy Efficient Execution Methods for Multicore Systems. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/26098

Chicago Manual of Style (16th Edition):

Li, Dong. “Scalable and Energy Efficient Execution Methods for Multicore Systems.” 2011. Doctoral Dissertation, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/26098.

MLA Handbook (7th Edition):

Li, Dong. “Scalable and Energy Efficient Execution Methods for Multicore Systems.” 2011. Web. 19 Oct 2019.

Vancouver:

Li D. Scalable and Energy Efficient Execution Methods for Multicore Systems. [Internet] [Doctoral dissertation]. Virginia Tech; 2011. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/26098.

Council of Science Editors:

Li D. Scalable and Energy Efficient Execution Methods for Multicore Systems. [Doctoral Dissertation]. Virginia Tech; 2011. Available from: http://hdl.handle.net/10919/26098


Virginia Tech

27. Elmarakeby, Haitham Abdulrahman. Deep Learning for Biological Problems.

Degree: PhD, Computer Science, 2017, Virginia Tech

 The last decade has witnessed a tremendous increase in the amount of available biological data. Different technologies for measuring the genome, epigenome, transcriptome, proteome, metabolome,… (more)

Subjects/Keywords: Machine Learning; Computational Biology; Deep Learning; Cancer; Drug Response

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Elmarakeby, H. A. (2017). Deep Learning for Biological Problems. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/86264

Chicago Manual of Style (16th Edition):

Elmarakeby, Haitham Abdulrahman. “Deep Learning for Biological Problems.” 2017. Doctoral Dissertation, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/86264.

MLA Handbook (7th Edition):

Elmarakeby, Haitham Abdulrahman. “Deep Learning for Biological Problems.” 2017. Web. 19 Oct 2019.

Vancouver:

Elmarakeby HA. Deep Learning for Biological Problems. [Internet] [Doctoral dissertation]. Virginia Tech; 2017. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/86264.

Council of Science Editors:

Elmarakeby HA. Deep Learning for Biological Problems. [Doctoral Dissertation]. Virginia Tech; 2017. Available from: http://hdl.handle.net/10919/86264


Virginia Tech

28. Kalim, Umar. Cognizant Networks: A Model and Framework for Session-based Communications and Adaptive Networking.

Degree: PhD, Computer Science, 2017, Virginia Tech

 The Internet has made tremendous progress since its inception. The kingpin has been the transmission control protocol (TCP), which supports a large fraction of communication.… (more)

Subjects/Keywords: Session Management; Context Awareness; Dynamic Network Configuration; Network-Stack Extensions; Next-Generation Networking

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kalim, U. (2017). Cognizant Networks: A Model and Framework for Session-based Communications and Adaptive Networking. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/87387

Chicago Manual of Style (16th Edition):

Kalim, Umar. “Cognizant Networks: A Model and Framework for Session-based Communications and Adaptive Networking.” 2017. Doctoral Dissertation, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/87387.

MLA Handbook (7th Edition):

Kalim, Umar. “Cognizant Networks: A Model and Framework for Session-based Communications and Adaptive Networking.” 2017. Web. 19 Oct 2019.

Vancouver:

Kalim U. Cognizant Networks: A Model and Framework for Session-based Communications and Adaptive Networking. [Internet] [Doctoral dissertation]. Virginia Tech; 2017. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/87387.

Council of Science Editors:

Kalim U. Cognizant Networks: A Model and Framework for Session-based Communications and Adaptive Networking. [Doctoral Dissertation]. Virginia Tech; 2017. Available from: http://hdl.handle.net/10919/87387


Virginia Tech

29. Sharma, Sushant. Cooperation in Wireless Networks.

Degree: PhD, Computer Science, 2010, Virginia Tech

 Spatial diversity, in the form of employing multiple antennas (i.e., MIMO), has proved to be very effective in increasing network capacity and reliability. However, equipping… (more)

Subjects/Keywords: Optimization; Algorithms; Wireless networks; Network coding; Cooperative communications; Cross-layer design

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sharma, S. (2010). Cooperation in Wireless Networks. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/30219

Chicago Manual of Style (16th Edition):

Sharma, Sushant. “Cooperation in Wireless Networks.” 2010. Doctoral Dissertation, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/30219.

MLA Handbook (7th Edition):

Sharma, Sushant. “Cooperation in Wireless Networks.” 2010. Web. 19 Oct 2019.

Vancouver:

Sharma S. Cooperation in Wireless Networks. [Internet] [Doctoral dissertation]. Virginia Tech; 2010. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/30219.

Council of Science Editors:

Sharma S. Cooperation in Wireless Networks. [Doctoral Dissertation]. Virginia Tech; 2010. Available from: http://hdl.handle.net/10919/30219


Virginia Tech

30. Wang, Guanying. Evaluating MapReduce System Performance: A Simulation Approach.

Degree: PhD, Computer Science, 2012, Virginia Tech

 Scale of data generated and processed is exploding in the Big Data era. The MapReduce system popularized by open-source Hadoop is a powerful tool for… (more)

Subjects/Keywords: performance prediction; performance modeling; simulation; MapReduce; Hadoop

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wang, G. (2012). Evaluating MapReduce System Performance: A Simulation Approach. (Doctoral Dissertation). Virginia Tech. Retrieved from http://hdl.handle.net/10919/28820

Chicago Manual of Style (16th Edition):

Wang, Guanying. “Evaluating MapReduce System Performance: A Simulation Approach.” 2012. Doctoral Dissertation, Virginia Tech. Accessed October 19, 2019. http://hdl.handle.net/10919/28820.

MLA Handbook (7th Edition):

Wang, Guanying. “Evaluating MapReduce System Performance: A Simulation Approach.” 2012. Web. 19 Oct 2019.

Vancouver:

Wang G. Evaluating MapReduce System Performance: A Simulation Approach. [Internet] [Doctoral dissertation]. Virginia Tech; 2012. [cited 2019 Oct 19]. Available from: http://hdl.handle.net/10919/28820.

Council of Science Editors:

Wang G. Evaluating MapReduce System Performance: A Simulation Approach. [Doctoral Dissertation]. Virginia Tech; 2012. Available from: http://hdl.handle.net/10919/28820

[1] [2]

.