Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for +publisher:"University of Texas – Austin" +contributor:("Lin, Yun Calvin"). Showing records 1 – 13 of 13 total matches.

Search Limiters

Last 2 Years | English Only

No search limiters apply to these results.

▼ Search Limiters


University of Texas – Austin

1. Burden, Cassidy Aaron. Evaluating headroom for smart caching policies on GPUs.

Degree: MSin Engineering, Electrical and Computer Engineering, 2018, University of Texas – Austin

 This report evaluates two distinct methods of improving the performance of GPU memory systems. Over the past semester, our research has focused on applying a… (more)

Subjects/Keywords: GPU; Hawkeye; Precleaning; Caching; Headroom; Cache replacement policy; GPU memory systems; Cache miss rates

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Burden, C. A. (2018). Evaluating headroom for smart caching policies on GPUs. (Masters Thesis). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/65984

Chicago Manual of Style (16th Edition):

Burden, Cassidy Aaron. “Evaluating headroom for smart caching policies on GPUs.” 2018. Masters Thesis, University of Texas – Austin. Accessed January 22, 2021. http://hdl.handle.net/2152/65984.

MLA Handbook (7th Edition):

Burden, Cassidy Aaron. “Evaluating headroom for smart caching policies on GPUs.” 2018. Web. 22 Jan 2021.

Vancouver:

Burden CA. Evaluating headroom for smart caching policies on GPUs. [Internet] [Masters thesis]. University of Texas – Austin; 2018. [cited 2021 Jan 22]. Available from: http://hdl.handle.net/2152/65984.

Council of Science Editors:

Burden CA. Evaluating headroom for smart caching policies on GPUs. [Masters Thesis]. University of Texas – Austin; 2018. Available from: http://hdl.handle.net/2152/65984

2. Hardekopf, Benjamin Charles. Pointer analysis : building a foundation for effective program analysis.

Degree: PhD, Computer Sciences, 2009, University of Texas – Austin

 Pointer analysis is a fundamental enabling technology for program analysis. By improving the scalability of precise pointer analysis we can make a positive impact across… (more)

Subjects/Keywords: Computer algorithms; Computer programs; Parallel programming (Computer science)

Page 1 Page 2 Page 3 Page 4 Page 5 Page 6 Page 7

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hardekopf, B. C. (2009). Pointer analysis : building a foundation for effective program analysis. (Doctoral Dissertation). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/18408

Chicago Manual of Style (16th Edition):

Hardekopf, Benjamin Charles. “Pointer analysis : building a foundation for effective program analysis.” 2009. Doctoral Dissertation, University of Texas – Austin. Accessed January 22, 2021. http://hdl.handle.net/2152/18408.

MLA Handbook (7th Edition):

Hardekopf, Benjamin Charles. “Pointer analysis : building a foundation for effective program analysis.” 2009. Web. 22 Jan 2021.

Vancouver:

Hardekopf BC. Pointer analysis : building a foundation for effective program analysis. [Internet] [Doctoral dissertation]. University of Texas – Austin; 2009. [cited 2021 Jan 22]. Available from: http://hdl.handle.net/2152/18408.

Council of Science Editors:

Hardekopf BC. Pointer analysis : building a foundation for effective program analysis. [Doctoral Dissertation]. University of Texas – Austin; 2009. Available from: http://hdl.handle.net/2152/18408

3. -5786-1598. Advancing value prediction.

Degree: MSin Engineering, Electrical and Computer Engineering, 2019, University of Texas – Austin

 Read after write dependencies form a key bottleneck in single thread performance. Value prediction [9][10][18] is a speculative technique that overcomes these dependencies by predicting… (more)

Subjects/Keywords: Value prediction; Computer architecture; Prediction mechanisms in computer architecture

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

-5786-1598. (2019). Advancing value prediction. (Masters Thesis). University of Texas – Austin. Retrieved from http://dx.doi.org/10.26153/tsw/5541

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Chicago Manual of Style (16th Edition):

-5786-1598. “Advancing value prediction.” 2019. Masters Thesis, University of Texas – Austin. Accessed January 22, 2021. http://dx.doi.org/10.26153/tsw/5541.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

MLA Handbook (7th Edition):

-5786-1598. “Advancing value prediction.” 2019. Web. 22 Jan 2021.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Vancouver:

-5786-1598. Advancing value prediction. [Internet] [Masters thesis]. University of Texas – Austin; 2019. [cited 2021 Jan 22]. Available from: http://dx.doi.org/10.26153/tsw/5541.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Council of Science Editors:

-5786-1598. Advancing value prediction. [Masters Thesis]. University of Texas – Austin; 2019. Available from: http://dx.doi.org/10.26153/tsw/5541

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete


University of Texas – Austin

4. Ellis, Apollo Isaac Orion. Jack Rabbit : an effective Cell BE programming system for high performance parallelism.

Degree: MSin Computer Sciences, Computer Science, 2011, University of Texas – Austin

 The Cell processor is an example of the trade-offs made when designing a mass market power efficient multi-core machine, but the machine-exposing architecture and raw… (more)

Subjects/Keywords: Cell processor; Parallel processing (Electronic computers); Multi-core systems; High performance computing; Runtime; Barnes Hut; LU factorization; Mandelbrot; Double buffering; Thread pool; Work queue; Load balance

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ellis, A. I. O. (2011). Jack Rabbit : an effective Cell BE programming system for high performance parallelism. (Masters Thesis). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/ETD-UT-2011-05-3624

Chicago Manual of Style (16th Edition):

Ellis, Apollo Isaac Orion. “Jack Rabbit : an effective Cell BE programming system for high performance parallelism.” 2011. Masters Thesis, University of Texas – Austin. Accessed January 22, 2021. http://hdl.handle.net/2152/ETD-UT-2011-05-3624.

MLA Handbook (7th Edition):

Ellis, Apollo Isaac Orion. “Jack Rabbit : an effective Cell BE programming system for high performance parallelism.” 2011. Web. 22 Jan 2021.

Vancouver:

Ellis AIO. Jack Rabbit : an effective Cell BE programming system for high performance parallelism. [Internet] [Masters thesis]. University of Texas – Austin; 2011. [cited 2021 Jan 22]. Available from: http://hdl.handle.net/2152/ETD-UT-2011-05-3624.

Council of Science Editors:

Ellis AIO. Jack Rabbit : an effective Cell BE programming system for high performance parallelism. [Masters Thesis]. University of Texas – Austin; 2011. Available from: http://hdl.handle.net/2152/ETD-UT-2011-05-3624


University of Texas – Austin

5. -7819-4835. Automatic static analysis of software performance.

Degree: PhD, Computer science, 2016, University of Texas – Austin

 Performance is a critical component of software quality. Software performance can have drastic repercussions on an application, frustrating its users, breaking the functionality of its… (more)

Subjects/Keywords: Static analysis; Security; Performance; Program analysis; Denial-of-service; Privacy

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

-7819-4835. (2016). Automatic static analysis of software performance. (Doctoral Dissertation). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/40279

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Chicago Manual of Style (16th Edition):

-7819-4835. “Automatic static analysis of software performance.” 2016. Doctoral Dissertation, University of Texas – Austin. Accessed January 22, 2021. http://hdl.handle.net/2152/40279.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

MLA Handbook (7th Edition):

-7819-4835. “Automatic static analysis of software performance.” 2016. Web. 22 Jan 2021.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Vancouver:

-7819-4835. Automatic static analysis of software performance. [Internet] [Doctoral dissertation]. University of Texas – Austin; 2016. [cited 2021 Jan 22]. Available from: http://hdl.handle.net/2152/40279.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Council of Science Editors:

-7819-4835. Automatic static analysis of software performance. [Doctoral Dissertation]. University of Texas – Austin; 2016. Available from: http://hdl.handle.net/2152/40279

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete


University of Texas – Austin

6. -9048-1017. Exploiting long-term behavior for improved memory system performance.

Degree: PhD, Computer science, 2016, University of Texas – Austin

 Memory latency is a key bottleneck for many programs. Caching and prefetching are two popular hardware mechanisms to alleviate the impact of long memory latencies,… (more)

Subjects/Keywords: Caches; Replacement policy; Prefetching; Memory system

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

-9048-1017. (2016). Exploiting long-term behavior for improved memory system performance. (Doctoral Dissertation). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/42015

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Chicago Manual of Style (16th Edition):

-9048-1017. “Exploiting long-term behavior for improved memory system performance.” 2016. Doctoral Dissertation, University of Texas – Austin. Accessed January 22, 2021. http://hdl.handle.net/2152/42015.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

MLA Handbook (7th Edition):

-9048-1017. “Exploiting long-term behavior for improved memory system performance.” 2016. Web. 22 Jan 2021.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Vancouver:

-9048-1017. Exploiting long-term behavior for improved memory system performance. [Internet] [Doctoral dissertation]. University of Texas – Austin; 2016. [cited 2021 Jan 22]. Available from: http://hdl.handle.net/2152/42015.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Council of Science Editors:

-9048-1017. Exploiting long-term behavior for improved memory system performance. [Doctoral Dissertation]. University of Texas – Austin; 2016. Available from: http://hdl.handle.net/2152/42015

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete


University of Texas – Austin

7. -7290-5050. Broad-based side-channel defenses for modern microprocessors.

Degree: PhD, Computer Science, 2019, University of Texas – Austin

 Private or confidential information is used in a wide variety of applications, not just including implementations of cryptographic algorithms but also including machine-learning libraries, databases,… (more)

Subjects/Keywords: Side-channel defenses

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

-7290-5050. (2019). Broad-based side-channel defenses for modern microprocessors. (Doctoral Dissertation). University of Texas – Austin. Retrieved from http://dx.doi.org/10.26153/tsw/2661

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Chicago Manual of Style (16th Edition):

-7290-5050. “Broad-based side-channel defenses for modern microprocessors.” 2019. Doctoral Dissertation, University of Texas – Austin. Accessed January 22, 2021. http://dx.doi.org/10.26153/tsw/2661.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

MLA Handbook (7th Edition):

-7290-5050. “Broad-based side-channel defenses for modern microprocessors.” 2019. Web. 22 Jan 2021.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Vancouver:

-7290-5050. Broad-based side-channel defenses for modern microprocessors. [Internet] [Doctoral dissertation]. University of Texas – Austin; 2019. [cited 2021 Jan 22]. Available from: http://dx.doi.org/10.26153/tsw/2661.

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

Council of Science Editors:

-7290-5050. Broad-based side-channel defenses for modern microprocessors. [Doctoral Dissertation]. University of Texas – Austin; 2019. Available from: http://dx.doi.org/10.26153/tsw/2661

Note: this citation may be lacking information needed for this citation format:
Author name may be incomplete

8. St Amant, Renee Marie. Enabling high-performance, mixed-signal approximate computing.

Degree: PhD, Computer Science, 2014, University of Texas – Austin

 For decades, the semiconductor industry enjoyed exponential improvements in microprocessor power and performance with the device scaling of successive technology generations. Scaling limitations at sub-micron… (more)

Subjects/Keywords: Approximate computing; Neural branch prediction; Neural accelerator; General purpose computing

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

St Amant, R. M. (2014). Enabling high-performance, mixed-signal approximate computing. (Doctoral Dissertation). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/25025

Chicago Manual of Style (16th Edition):

St Amant, Renee Marie. “Enabling high-performance, mixed-signal approximate computing.” 2014. Doctoral Dissertation, University of Texas – Austin. Accessed January 22, 2021. http://hdl.handle.net/2152/25025.

MLA Handbook (7th Edition):

St Amant, Renee Marie. “Enabling high-performance, mixed-signal approximate computing.” 2014. Web. 22 Jan 2021.

Vancouver:

St Amant RM. Enabling high-performance, mixed-signal approximate computing. [Internet] [Doctoral dissertation]. University of Texas – Austin; 2014. [cited 2021 Jan 22]. Available from: http://hdl.handle.net/2152/25025.

Council of Science Editors:

St Amant RM. Enabling high-performance, mixed-signal approximate computing. [Doctoral Dissertation]. University of Texas – Austin; 2014. Available from: http://hdl.handle.net/2152/25025


University of Texas – Austin

9. Tok, Teck Bok, 1973-. Removing unimportant computations in interprocedural program analysis.

Degree: PhD, Computer Sciences, 2007, University of Texas – Austin

 Existing solutions to program analysis problems often trade between scalability and precision. We propose new techniques to improve scalability of interprocedural high-precision program analyses without… (more)

Subjects/Keywords: Data flow computing; Computer algorithms

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tok, Teck Bok, 1. (2007). Removing unimportant computations in interprocedural program analysis. (Doctoral Dissertation). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/3709

Chicago Manual of Style (16th Edition):

Tok, Teck Bok, 1973-. “Removing unimportant computations in interprocedural program analysis.” 2007. Doctoral Dissertation, University of Texas – Austin. Accessed January 22, 2021. http://hdl.handle.net/2152/3709.

MLA Handbook (7th Edition):

Tok, Teck Bok, 1973-. “Removing unimportant computations in interprocedural program analysis.” 2007. Web. 22 Jan 2021.

Vancouver:

Tok, Teck Bok 1. Removing unimportant computations in interprocedural program analysis. [Internet] [Doctoral dissertation]. University of Texas – Austin; 2007. [cited 2021 Jan 22]. Available from: http://hdl.handle.net/2152/3709.

Council of Science Editors:

Tok, Teck Bok 1. Removing unimportant computations in interprocedural program analysis. [Doctoral Dissertation]. University of Texas – Austin; 2007. Available from: http://hdl.handle.net/2152/3709


University of Texas – Austin

10. Srinivasa Murthy, Karthik, 1983-. A proposed memory consistency model for Chapel.

Degree: MA, Computer Sciences, 2010, University of Texas – Austin

 A memory consistency model for a language defines the order of memory operations performed by each thread in a parallel execution. Such a constraint is… (more)

Subjects/Keywords: Chapel; Memory models; Sequential consistency; Delay set analysis; Parallel programming language

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Srinivasa Murthy, Karthik, 1. (2010). A proposed memory consistency model for Chapel. (Masters Thesis). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/ETD-UT-2010-08-1990

Chicago Manual of Style (16th Edition):

Srinivasa Murthy, Karthik, 1983-. “A proposed memory consistency model for Chapel.” 2010. Masters Thesis, University of Texas – Austin. Accessed January 22, 2021. http://hdl.handle.net/2152/ETD-UT-2010-08-1990.

MLA Handbook (7th Edition):

Srinivasa Murthy, Karthik, 1983-. “A proposed memory consistency model for Chapel.” 2010. Web. 22 Jan 2021.

Vancouver:

Srinivasa Murthy, Karthik 1. A proposed memory consistency model for Chapel. [Internet] [Masters thesis]. University of Texas – Austin; 2010. [cited 2021 Jan 22]. Available from: http://hdl.handle.net/2152/ETD-UT-2010-08-1990.

Council of Science Editors:

Srinivasa Murthy, Karthik 1. A proposed memory consistency model for Chapel. [Masters Thesis]. University of Texas – Austin; 2010. Available from: http://hdl.handle.net/2152/ETD-UT-2010-08-1990


University of Texas – Austin

11. Norman, Alison Nicholas. Compiler-assisted staggered checkpointing.

Degree: PhD, Computer Sciences, 2010, University of Texas – Austin

 To make progress in the face of failures, long-running parallel applications need to save their state, known as a checkpoint. Unfortunately, current checkpointing techniques are… (more)

Subjects/Keywords: Supercomputing; Checkpointing; Simulator; Large-scale parallel applications

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Norman, A. N. (2010). Compiler-assisted staggered checkpointing. (Doctoral Dissertation). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/ETD-UT-2010-08-1746

Chicago Manual of Style (16th Edition):

Norman, Alison Nicholas. “Compiler-assisted staggered checkpointing.” 2010. Doctoral Dissertation, University of Texas – Austin. Accessed January 22, 2021. http://hdl.handle.net/2152/ETD-UT-2010-08-1746.

MLA Handbook (7th Edition):

Norman, Alison Nicholas. “Compiler-assisted staggered checkpointing.” 2010. Web. 22 Jan 2021.

Vancouver:

Norman AN. Compiler-assisted staggered checkpointing. [Internet] [Doctoral dissertation]. University of Texas – Austin; 2010. [cited 2021 Jan 22]. Available from: http://hdl.handle.net/2152/ETD-UT-2010-08-1746.

Council of Science Editors:

Norman AN. Compiler-assisted staggered checkpointing. [Doctoral Dissertation]. University of Texas – Austin; 2010. Available from: http://hdl.handle.net/2152/ETD-UT-2010-08-1746


University of Texas – Austin

12. Navrátil, Paul Arthur. Memory-efficient, scalable ray tracing.

Degree: PhD, Computer Sciences, 2010, University of Texas – Austin

 Ray tracing is an attractive rendering option because it can produce high quality images that faithfully represent physically-based phenomena. Its embarrassingly parallel nature makes it… (more)

Subjects/Keywords: Ray tracing; Dynamic ray scheduling; Large-scale rendering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Navrátil, P. A. (2010). Memory-efficient, scalable ray tracing. (Doctoral Dissertation). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/ETD-UT-2010-08-1982

Chicago Manual of Style (16th Edition):

Navrátil, Paul Arthur. “Memory-efficient, scalable ray tracing.” 2010. Doctoral Dissertation, University of Texas – Austin. Accessed January 22, 2021. http://hdl.handle.net/2152/ETD-UT-2010-08-1982.

MLA Handbook (7th Edition):

Navrátil, Paul Arthur. “Memory-efficient, scalable ray tracing.” 2010. Web. 22 Jan 2021.

Vancouver:

Navrátil PA. Memory-efficient, scalable ray tracing. [Internet] [Doctoral dissertation]. University of Texas – Austin; 2010. [cited 2021 Jan 22]. Available from: http://hdl.handle.net/2152/ETD-UT-2010-08-1982.

Council of Science Editors:

Navrátil PA. Memory-efficient, scalable ray tracing. [Doctoral Dissertation]. University of Texas – Austin; 2010. Available from: http://hdl.handle.net/2152/ETD-UT-2010-08-1982


University of Texas – Austin

13. Chang, Walter Chochen. Improving dynamic analysis with data flow analysis.

Degree: PhD, Computer Sciences, 2010, University of Texas – Austin

 Many challenges in software quality can be tackled with dynamic analysis. However, these techniques are often limited in their efficiency or scalability as they are… (more)

Subjects/Keywords: Data flow; Software testing; Software security; Dynamic analysis; Static analysis; Test input generation

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chang, W. C. (2010). Improving dynamic analysis with data flow analysis. (Doctoral Dissertation). University of Texas – Austin. Retrieved from http://hdl.handle.net/2152/ETD-UT-2010-08-1586

Chicago Manual of Style (16th Edition):

Chang, Walter Chochen. “Improving dynamic analysis with data flow analysis.” 2010. Doctoral Dissertation, University of Texas – Austin. Accessed January 22, 2021. http://hdl.handle.net/2152/ETD-UT-2010-08-1586.

MLA Handbook (7th Edition):

Chang, Walter Chochen. “Improving dynamic analysis with data flow analysis.” 2010. Web. 22 Jan 2021.

Vancouver:

Chang WC. Improving dynamic analysis with data flow analysis. [Internet] [Doctoral dissertation]. University of Texas – Austin; 2010. [cited 2021 Jan 22]. Available from: http://hdl.handle.net/2152/ETD-UT-2010-08-1586.

Council of Science Editors:

Chang WC. Improving dynamic analysis with data flow analysis. [Doctoral Dissertation]. University of Texas – Austin; 2010. Available from: http://hdl.handle.net/2152/ETD-UT-2010-08-1586

.