Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for +publisher:"University of Michigan" +contributor:("Flynn, Michael"). Showing records 1 – 30 of 43 total matches.

[1] [2]

Search Limiters

Last 2 Years | English Only

▼ Search Limiters


University of Michigan

1. Lee, In Hee. Power Management Circuits for Miniature Sensor Systems.

Degree: PhD, Electrical Engineering, 2014, University of Michigan

 Miniature sensor nodes have recently opened new markets in VLSI design. In the continuation of Bell's Law, computing systems have been shrunk down to cubic-millimeter… (more)

Subjects/Keywords: miniature sensor; internet of things; smart dust; wireless sensor node; power management; battery supervisor; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lee, I. H. (2014). Power Management Circuits for Miniature Sensor Systems. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/110501

Chicago Manual of Style (16th Edition):

Lee, In Hee. “Power Management Circuits for Miniature Sensor Systems.” 2014. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/110501.

MLA Handbook (7th Edition):

Lee, In Hee. “Power Management Circuits for Miniature Sensor Systems.” 2014. Web. 17 Sep 2019.

Vancouver:

Lee IH. Power Management Circuits for Miniature Sensor Systems. [Internet] [Doctoral dissertation]. University of Michigan; 2014. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/110501.

Council of Science Editors:

Lee IH. Power Management Circuits for Miniature Sensor Systems. [Doctoral Dissertation]. University of Michigan; 2014. Available from: http://hdl.handle.net/2027.42/110501


University of Michigan

2. Fredenburg, Jeffrey Alan. Noise-Shaping SAR ADCs.

Degree: PhD, Electrical Engineering, 2015, University of Michigan

 This work investigates hybrid analog-to-digital converters (ADCs) that combine the phenomenal energy efficiency of successive-approximation (SAR) ADCs with the resolution enhancement strategies used by noise-shaping… (more)

Subjects/Keywords: Analog-to-Digital Converter; Noise-shaping SAR; Successive-approximation ADC; Analog Circuits; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Fredenburg, J. A. (2015). Noise-Shaping SAR ADCs. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/113647

Chicago Manual of Style (16th Edition):

Fredenburg, Jeffrey Alan. “Noise-Shaping SAR ADCs.” 2015. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/113647.

MLA Handbook (7th Edition):

Fredenburg, Jeffrey Alan. “Noise-Shaping SAR ADCs.” 2015. Web. 17 Sep 2019.

Vancouver:

Fredenburg JA. Noise-Shaping SAR ADCs. [Internet] [Doctoral dissertation]. University of Michigan; 2015. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/113647.

Council of Science Editors:

Fredenburg JA. Noise-Shaping SAR ADCs. [Doctoral Dissertation]. University of Michigan; 2015. Available from: http://hdl.handle.net/2027.42/113647


University of Michigan

3. Knag, Phil Christopher. Hardware Considerations for Signal Processing Systems: A Step Toward the Unconventional.

Degree: PhD, Electrical Engineering, 2015, University of Michigan

 As we progress into the future, signal processing algorithms are becoming more computationally intensive and power hungry while the desire for mobile products and low… (more)

Subjects/Keywords: neural network; deep learning; neuromorphic computing; stochastic computing; ASIC; VLSI; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Knag, P. C. (2015). Hardware Considerations for Signal Processing Systems: A Step Toward the Unconventional. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/116685

Chicago Manual of Style (16th Edition):

Knag, Phil Christopher. “Hardware Considerations for Signal Processing Systems: A Step Toward the Unconventional.” 2015. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/116685.

MLA Handbook (7th Edition):

Knag, Phil Christopher. “Hardware Considerations for Signal Processing Systems: A Step Toward the Unconventional.” 2015. Web. 17 Sep 2019.

Vancouver:

Knag PC. Hardware Considerations for Signal Processing Systems: A Step Toward the Unconventional. [Internet] [Doctoral dissertation]. University of Michigan; 2015. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/116685.

Council of Science Editors:

Knag PC. Hardware Considerations for Signal Processing Systems: A Step Toward the Unconventional. [Doctoral Dissertation]. University of Michigan; 2015. Available from: http://hdl.handle.net/2027.42/116685


University of Michigan

4. Brown, Jonathan Kirk. Low-Power RF Integrated Circuits for Wireless Sensor Network Synchronization and Communication.

Degree: PhD, Electrical Engineering, 2012, University of Michigan

 Society has been witness to and participant in an on-going computing revolution as new classes of computing technology have displaced older technologies as the dominant… (more)

Subjects/Keywords: Synchronization; Integrated Circuits; Clock-harvesting Receiver; Wireless Sensor Networks; Ultra-wideband; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Brown, J. K. (2012). Low-Power RF Integrated Circuits for Wireless Sensor Network Synchronization and Communication. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/94092

Chicago Manual of Style (16th Edition):

Brown, Jonathan Kirk. “Low-Power RF Integrated Circuits for Wireless Sensor Network Synchronization and Communication.” 2012. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/94092.

MLA Handbook (7th Edition):

Brown, Jonathan Kirk. “Low-Power RF Integrated Circuits for Wireless Sensor Network Synchronization and Communication.” 2012. Web. 17 Sep 2019.

Vancouver:

Brown JK. Low-Power RF Integrated Circuits for Wireless Sensor Network Synchronization and Communication. [Internet] [Doctoral dissertation]. University of Michigan; 2012. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/94092.

Council of Science Editors:

Brown JK. Low-Power RF Integrated Circuits for Wireless Sensor Network Synchronization and Communication. [Doctoral Dissertation]. University of Michigan; 2012. Available from: http://hdl.handle.net/2027.42/94092


University of Michigan

5. Khan, Osama U. Signal-Processing-Driven Integrated Circuits for Energy Constrained Microsystems.

Degree: PhD, Electrical Engineering, 2014, University of Michigan

 The exponential growth in IC technology has enabled low-cost and increasingly capable wireless sensor nodes which provide a promising way forward to realize the vision… (more)

Subjects/Keywords: Low Power Zigbee Receiver; Compressed Sensing; Hardware Accelerator for Bayesian Network; Sub-Nyquist ADC; Distributed Intelligent Sensing; Wireless Sensor Networks; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Khan, O. U. (2014). Signal-Processing-Driven Integrated Circuits for Energy Constrained Microsystems. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/107130

Chicago Manual of Style (16th Edition):

Khan, Osama U. “Signal-Processing-Driven Integrated Circuits for Energy Constrained Microsystems.” 2014. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/107130.

MLA Handbook (7th Edition):

Khan, Osama U. “Signal-Processing-Driven Integrated Circuits for Energy Constrained Microsystems.” 2014. Web. 17 Sep 2019.

Vancouver:

Khan OU. Signal-Processing-Driven Integrated Circuits for Energy Constrained Microsystems. [Internet] [Doctoral dissertation]. University of Michigan; 2014. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/107130.

Council of Science Editors:

Khan OU. Signal-Processing-Driven Integrated Circuits for Energy Constrained Microsystems. [Doctoral Dissertation]. University of Michigan; 2014. Available from: http://hdl.handle.net/2027.42/107130


University of Michigan

6. Park, Young Min. A Cell-Based Design Methodology for Synthesizable RF/Analog Circuits.

Degree: PhD, Electrical Engineering, 2011, University of Michigan

 As CMOS processes scale and digital gates become faster, it is practical to implement precisely-timed digital circuits switching in the GHz range. As a result,… (more)

Subjects/Keywords: All-digital; Synthesis; ADPLL; TDC; UWB Transmitter; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Park, Y. M. (2011). A Cell-Based Design Methodology for Synthesizable RF/Analog Circuits. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/86573

Chicago Manual of Style (16th Edition):

Park, Young Min. “A Cell-Based Design Methodology for Synthesizable RF/Analog Circuits.” 2011. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/86573.

MLA Handbook (7th Edition):

Park, Young Min. “A Cell-Based Design Methodology for Synthesizable RF/Analog Circuits.” 2011. Web. 17 Sep 2019.

Vancouver:

Park YM. A Cell-Based Design Methodology for Synthesizable RF/Analog Circuits. [Internet] [Doctoral dissertation]. University of Michigan; 2011. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/86573.

Council of Science Editors:

Park YM. A Cell-Based Design Methodology for Synthesizable RF/Analog Circuits. [Doctoral Dissertation]. University of Michigan; 2011. Available from: http://hdl.handle.net/2027.42/86573


University of Michigan

7. Lee, Chun C. Improving Accuracy and Energy Efficiency of Pipeline Analog to Digital Converters.

Degree: PhD, Electrical Engineering, 2010, University of Michigan

 Analog-to-Digital converters (ADC) are key building blocks of analog and mixed-signal processing that link the natural world of analog signals and the world of digital… (more)

Subjects/Keywords: Analog to Digital Converter; A/D Converter; Pipeline ADC; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lee, C. C. (2010). Improving Accuracy and Energy Efficiency of Pipeline Analog to Digital Converters. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/76025

Chicago Manual of Style (16th Edition):

Lee, Chun C. “Improving Accuracy and Energy Efficiency of Pipeline Analog to Digital Converters.” 2010. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/76025.

MLA Handbook (7th Edition):

Lee, Chun C. “Improving Accuracy and Energy Efficiency of Pipeline Analog to Digital Converters.” 2010. Web. 17 Sep 2019.

Vancouver:

Lee CC. Improving Accuracy and Energy Efficiency of Pipeline Analog to Digital Converters. [Internet] [Doctoral dissertation]. University of Michigan; 2010. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/76025.

Council of Science Editors:

Lee CC. Improving Accuracy and Energy Efficiency of Pipeline Analog to Digital Converters. [Doctoral Dissertation]. University of Michigan; 2010. Available from: http://hdl.handle.net/2027.42/76025


University of Michigan

8. Chang, Michael. Ka-Band and W-Band Millimeter-Wave Wideband Linear Power Amplifier Integrated Circuits at 30 GHz and 90 GHz with Greater Than 100 mW Output Powers in Commercially-Available 0.12 um Silicon Germanium HBT Technology.

Degree: PhD, Electrical Engineering, 2017, University of Michigan

 This dissertation presents several fully-integrated power amplifiers (PAs) within Ka-band (26.5-40 GHz) and W-band (75-110 GHz) with >100 mW output powers in commercially-available 0.12 um… (more)

Subjects/Keywords: Power Amplifiers; Silicon Germanium HBT; Millimeter Wave Integrated Circuits; Radio Frequency Integrated Circuit Design; W-Band and Ka-Band Integrated Circuits; Wideband Linear Output Power Efficiency; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chang, M. (2017). Ka-Band and W-Band Millimeter-Wave Wideband Linear Power Amplifier Integrated Circuits at 30 GHz and 90 GHz with Greater Than 100 mW Output Powers in Commercially-Available 0.12 um Silicon Germanium HBT Technology. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/140898

Chicago Manual of Style (16th Edition):

Chang, Michael. “Ka-Band and W-Band Millimeter-Wave Wideband Linear Power Amplifier Integrated Circuits at 30 GHz and 90 GHz with Greater Than 100 mW Output Powers in Commercially-Available 0.12 um Silicon Germanium HBT Technology.” 2017. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/140898.

MLA Handbook (7th Edition):

Chang, Michael. “Ka-Band and W-Band Millimeter-Wave Wideband Linear Power Amplifier Integrated Circuits at 30 GHz and 90 GHz with Greater Than 100 mW Output Powers in Commercially-Available 0.12 um Silicon Germanium HBT Technology.” 2017. Web. 17 Sep 2019.

Vancouver:

Chang M. Ka-Band and W-Band Millimeter-Wave Wideband Linear Power Amplifier Integrated Circuits at 30 GHz and 90 GHz with Greater Than 100 mW Output Powers in Commercially-Available 0.12 um Silicon Germanium HBT Technology. [Internet] [Doctoral dissertation]. University of Michigan; 2017. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/140898.

Council of Science Editors:

Chang M. Ka-Band and W-Band Millimeter-Wave Wideband Linear Power Amplifier Integrated Circuits at 30 GHz and 90 GHz with Greater Than 100 mW Output Powers in Commercially-Available 0.12 um Silicon Germanium HBT Technology. [Doctoral Dissertation]. University of Michigan; 2017. Available from: http://hdl.handle.net/2027.42/140898


University of Michigan

9. Oh, Sechang. Low-Noise Energy-Efficient Sensor Interface Circuits.

Degree: PhD, Electrical Engineering, 2017, University of Michigan

 Today, the Internet of Things (IoT) refers to a concept of connecting any devices on network where environmental data around us is collected by sensors… (more)

Subjects/Keywords: Sensor Interface Circuits; Internet of Things; Pressure Sensor; Infrared Gesture Recognition System; MEMS Microphone; Capacitance-to-Digital Converter; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Oh, S. (2017). Low-Noise Energy-Efficient Sensor Interface Circuits. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/137061

Chicago Manual of Style (16th Edition):

Oh, Sechang. “Low-Noise Energy-Efficient Sensor Interface Circuits.” 2017. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/137061.

MLA Handbook (7th Edition):

Oh, Sechang. “Low-Noise Energy-Efficient Sensor Interface Circuits.” 2017. Web. 17 Sep 2019.

Vancouver:

Oh S. Low-Noise Energy-Efficient Sensor Interface Circuits. [Internet] [Doctoral dissertation]. University of Michigan; 2017. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/137061.

Council of Science Editors:

Oh S. Low-Noise Energy-Efficient Sensor Interface Circuits. [Doctoral Dissertation]. University of Michigan; 2017. Available from: http://hdl.handle.net/2027.42/137061


University of Michigan

10. Collins, Nicholas. Mismatch-Immune Successive-Approximation Techniques for Nanometer CMOS ADCs.

Degree: PhD, Electrical Engineering, 2017, University of Michigan

 During the past decade, SAR ADCs have enjoyed increasing prominence due to their inherently scaling-friendly architecture. Several recent SAR ADC innovations focus on decreasing power… (more)

Subjects/Keywords: Mismatch in SAR ADCs; Mismatch in Successive Approximation Analog-to-Digital Converters; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Collins, N. (2017). Mismatch-Immune Successive-Approximation Techniques for Nanometer CMOS ADCs. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/138630

Chicago Manual of Style (16th Edition):

Collins, Nicholas. “Mismatch-Immune Successive-Approximation Techniques for Nanometer CMOS ADCs.” 2017. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/138630.

MLA Handbook (7th Edition):

Collins, Nicholas. “Mismatch-Immune Successive-Approximation Techniques for Nanometer CMOS ADCs.” 2017. Web. 17 Sep 2019.

Vancouver:

Collins N. Mismatch-Immune Successive-Approximation Techniques for Nanometer CMOS ADCs. [Internet] [Doctoral dissertation]. University of Michigan; 2017. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/138630.

Council of Science Editors:

Collins N. Mismatch-Immune Successive-Approximation Techniques for Nanometer CMOS ADCs. [Doctoral Dissertation]. University of Michigan; 2017. Available from: http://hdl.handle.net/2027.42/138630


University of Michigan

11. Sun, Shuanghong. Improve the Usability of Polar Codes: Code Construction, Performance Enhancement and Configurable Hardware.

Degree: PhD, Electrical Engineering, 2017, University of Michigan

 Error-correcting codes (ECC) have been widely used for forward error correction (FEC) in modern communication systems to dramatically reduce the signal-to-noise ratio (SNR) needed to… (more)

Subjects/Keywords: polar code; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sun, S. (2017). Improve the Usability of Polar Codes: Code Construction, Performance Enhancement and Configurable Hardware. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/140817

Chicago Manual of Style (16th Edition):

Sun, Shuanghong. “Improve the Usability of Polar Codes: Code Construction, Performance Enhancement and Configurable Hardware.” 2017. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/140817.

MLA Handbook (7th Edition):

Sun, Shuanghong. “Improve the Usability of Polar Codes: Code Construction, Performance Enhancement and Configurable Hardware.” 2017. Web. 17 Sep 2019.

Vancouver:

Sun S. Improve the Usability of Polar Codes: Code Construction, Performance Enhancement and Configurable Hardware. [Internet] [Doctoral dissertation]. University of Michigan; 2017. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/140817.

Council of Science Editors:

Sun S. Improve the Usability of Polar Codes: Code Construction, Performance Enhancement and Configurable Hardware. [Doctoral Dissertation]. University of Michigan; 2017. Available from: http://hdl.handle.net/2027.42/140817


University of Michigan

12. Mendrela, Adam. Bidirectional Neural Interface Circuits with On-Chip Stimulation Artifact Reduction Schemes.

Degree: PhD, Electrical Engineering, 2018, University of Michigan

 Bidirectional neural interfaces are tools designed to “communicate” with the brain via recording and modulation of neuronal activity. The bidirectional interface systems have been adopted… (more)

Subjects/Keywords: neural interface; optogenetics; mixed-signal IC; electrophysiology; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Mendrela, A. (2018). Bidirectional Neural Interface Circuits with On-Chip Stimulation Artifact Reduction Schemes. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/147674

Chicago Manual of Style (16th Edition):

Mendrela, Adam. “Bidirectional Neural Interface Circuits with On-Chip Stimulation Artifact Reduction Schemes.” 2018. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/147674.

MLA Handbook (7th Edition):

Mendrela, Adam. “Bidirectional Neural Interface Circuits with On-Chip Stimulation Artifact Reduction Schemes.” 2018. Web. 17 Sep 2019.

Vancouver:

Mendrela A. Bidirectional Neural Interface Circuits with On-Chip Stimulation Artifact Reduction Schemes. [Internet] [Doctoral dissertation]. University of Michigan; 2018. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/147674.

Council of Science Editors:

Mendrela A. Bidirectional Neural Interface Circuits with On-Chip Stimulation Artifact Reduction Schemes. [Doctoral Dissertation]. University of Michigan; 2018. Available from: http://hdl.handle.net/2027.42/147674


University of Michigan

13. Koochakkosari, Avish. Energy-Efficient Integrated Circuits and Systems to Bridge the Gap between Power and Performance in Wireless Sensor Networks.

Degree: PhD, Electrical Engineering, 2019, University of Michigan

 The vision of the Internet of Things (IoT) is to create an intelligent and invisible worldwide network of interconnected objects that can be sensed, controlled,… (more)

Subjects/Keywords: Internet of Things; RF and Analog Integrated Circuits; Ultra low power and energy efficient circuits and systems; Long range wireless communications; Ultra low power long range injection locked receiver; Energy efficient long range digital transmitter; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Koochakkosari, A. (2019). Energy-Efficient Integrated Circuits and Systems to Bridge the Gap between Power and Performance in Wireless Sensor Networks. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/149937

Chicago Manual of Style (16th Edition):

Koochakkosari, Avish. “Energy-Efficient Integrated Circuits and Systems to Bridge the Gap between Power and Performance in Wireless Sensor Networks.” 2019. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/149937.

MLA Handbook (7th Edition):

Koochakkosari, Avish. “Energy-Efficient Integrated Circuits and Systems to Bridge the Gap between Power and Performance in Wireless Sensor Networks.” 2019. Web. 17 Sep 2019.

Vancouver:

Koochakkosari A. Energy-Efficient Integrated Circuits and Systems to Bridge the Gap between Power and Performance in Wireless Sensor Networks. [Internet] [Doctoral dissertation]. University of Michigan; 2019. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/149937.

Council of Science Editors:

Koochakkosari A. Energy-Efficient Integrated Circuits and Systems to Bridge the Gap between Power and Performance in Wireless Sensor Networks. [Doctoral Dissertation]. University of Michigan; 2019. Available from: http://hdl.handle.net/2027.42/149937


University of Michigan

14. Cai, Fuxi. Neuromorphic Computing with Memristors: From Devices to Integrated Systems.

Degree: PhD, Electrical Engineering, 2019, University of Michigan

 Neuromorphic computing is a concept to use electronic analog circuits to mimic neuro-biological architectures present in the nervous system. It is designed by following the… (more)

Subjects/Keywords: memristor; neuromorphic computing; crossbar array; RRAM; nonvolatile memory; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Cai, F. (2019). Neuromorphic Computing with Memristors: From Devices to Integrated Systems. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/149957

Chicago Manual of Style (16th Edition):

Cai, Fuxi. “Neuromorphic Computing with Memristors: From Devices to Integrated Systems.” 2019. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/149957.

MLA Handbook (7th Edition):

Cai, Fuxi. “Neuromorphic Computing with Memristors: From Devices to Integrated Systems.” 2019. Web. 17 Sep 2019.

Vancouver:

Cai F. Neuromorphic Computing with Memristors: From Devices to Integrated Systems. [Internet] [Doctoral dissertation]. University of Michigan; 2019. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/149957.

Council of Science Editors:

Cai F. Neuromorphic Computing with Memristors: From Devices to Integrated Systems. [Doctoral Dissertation]. University of Michigan; 2019. Available from: http://hdl.handle.net/2027.42/149957


University of Michigan

15. Park, Sung-Yun. Area- and Energy- Efficient Modular Circuit Architecture for 1,024-Channel Parallel Neural Recording Microsystem.

Degree: PhD, Electrical Engineering, 2016, University of Michigan

 This research focuses to develop system architectures and associated electronic circuits for a next generation neuroscience research tool, a massive-parallel neural recording system capable of… (more)

Subjects/Keywords: modular circuit architecture for massive-parallel neural recording microsystems; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Park, S. (2016). Area- and Energy- Efficient Modular Circuit Architecture for 1,024-Channel Parallel Neural Recording Microsystem. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/133244

Chicago Manual of Style (16th Edition):

Park, Sung-Yun. “Area- and Energy- Efficient Modular Circuit Architecture for 1,024-Channel Parallel Neural Recording Microsystem.” 2016. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/133244.

MLA Handbook (7th Edition):

Park, Sung-Yun. “Area- and Energy- Efficient Modular Circuit Architecture for 1,024-Channel Parallel Neural Recording Microsystem.” 2016. Web. 17 Sep 2019.

Vancouver:

Park S. Area- and Energy- Efficient Modular Circuit Architecture for 1,024-Channel Parallel Neural Recording Microsystem. [Internet] [Doctoral dissertation]. University of Michigan; 2016. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/133244.

Council of Science Editors:

Park S. Area- and Energy- Efficient Modular Circuit Architecture for 1,024-Channel Parallel Neural Recording Microsystem. [Doctoral Dissertation]. University of Michigan; 2016. Available from: http://hdl.handle.net/2027.42/133244

16. Chae, Hyungil. Low Power Continuous-time Bandpass Delta-Sigma Modulators.

Degree: PhD, Electrical Engineering, 2013, University of Michigan

 Low power techniques for continuous-time bandpass delta-sigma modulators (CTBPDSMs) are introduced. First, a 800MS/s low power 4th-order CTBPDSM with 24MHz bandwidth at 200MHz IF is… (more)

Subjects/Keywords: Continuous-time Bandpass Delta-sigma Modulators; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chae, H. (2013). Low Power Continuous-time Bandpass Delta-Sigma Modulators. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/98001

Chicago Manual of Style (16th Edition):

Chae, Hyungil. “Low Power Continuous-time Bandpass Delta-Sigma Modulators.” 2013. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/98001.

MLA Handbook (7th Edition):

Chae, Hyungil. “Low Power Continuous-time Bandpass Delta-Sigma Modulators.” 2013. Web. 17 Sep 2019.

Vancouver:

Chae H. Low Power Continuous-time Bandpass Delta-Sigma Modulators. [Internet] [Doctoral dissertation]. University of Michigan; 2013. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/98001.

Council of Science Editors:

Chae H. Low Power Continuous-time Bandpass Delta-Sigma Modulators. [Doctoral Dissertation]. University of Michigan; 2013. Available from: http://hdl.handle.net/2027.42/98001

17. Dodani, Sunjay. Customizable Intraoperative Neural Stimulator and Recording System for Deep Brain Stimulation Research and Surgery.

Degree: PhD, Biomedical Engineering, 2013, University of Michigan

 Intraoperative targeting systems provide neurosurgeons with raw electrophysiological data through microelectrodes used for determining location in the brain. There are significant deficits to the available… (more)

Subjects/Keywords: Deep Brain Stimulation Targeting System; Biomedical Engineering; Engineering

…Board of the University of Michigan. DBS Procedure The DBS procedure used in this study has… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Dodani, S. (2013). Customizable Intraoperative Neural Stimulator and Recording System for Deep Brain Stimulation Research and Surgery. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/99771

Chicago Manual of Style (16th Edition):

Dodani, Sunjay. “Customizable Intraoperative Neural Stimulator and Recording System for Deep Brain Stimulation Research and Surgery.” 2013. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/99771.

MLA Handbook (7th Edition):

Dodani, Sunjay. “Customizable Intraoperative Neural Stimulator and Recording System for Deep Brain Stimulation Research and Surgery.” 2013. Web. 17 Sep 2019.

Vancouver:

Dodani S. Customizable Intraoperative Neural Stimulator and Recording System for Deep Brain Stimulation Research and Surgery. [Internet] [Doctoral dissertation]. University of Michigan; 2013. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/99771.

Council of Science Editors:

Dodani S. Customizable Intraoperative Neural Stimulator and Recording System for Deep Brain Stimulation Research and Surgery. [Doctoral Dissertation]. University of Michigan; 2013. Available from: http://hdl.handle.net/2027.42/99771

18. Pernillo, Jorge A. Analog to Digital Conversion Techniques for nanometer CMOS.

Degree: PhD, Electrical Engineering, 2013, University of Michigan

 This work investigates new approaches to analog-to-digital conversion that are suited for end-of-the-roadmap CMOS, and which also deliver orders-of-magnitude improvements in speed and energy efficiency.… (more)

Subjects/Keywords: ADC; Digital Calibration; Nanometer CMOS; Giga-samples Per Second; Analog-to-Digital Converter; GS/S; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Pernillo, J. A. (2013). Analog to Digital Conversion Techniques for nanometer CMOS. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/97792

Chicago Manual of Style (16th Edition):

Pernillo, Jorge A. “Analog to Digital Conversion Techniques for nanometer CMOS.” 2013. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/97792.

MLA Handbook (7th Edition):

Pernillo, Jorge A. “Analog to Digital Conversion Techniques for nanometer CMOS.” 2013. Web. 17 Sep 2019.

Vancouver:

Pernillo JA. Analog to Digital Conversion Techniques for nanometer CMOS. [Internet] [Doctoral dissertation]. University of Michigan; 2013. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/97792.

Council of Science Editors:

Pernillo JA. Analog to Digital Conversion Techniques for nanometer CMOS. [Doctoral Dissertation]. University of Michigan; 2013. Available from: http://hdl.handle.net/2027.42/97792

19. Cho, Jihyun. CMOS Sensors for Time-Resolved Active Imaging.

Degree: PhD, Electrical Engineering, 2017, University of Michigan

 In the past decades, time-resolved imaging such as fluorescence lifetime or time-of-flight depth imaging has been extensively explored in biomedical and industrial fields because of… (more)

Subjects/Keywords: time-resolved imaging; time-of-flight depth imaging; fluorescence lifetime imaging; center of mass method; background light suppression; CMOS image sensor; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Cho, J. (2017). CMOS Sensors for Time-Resolved Active Imaging. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/136950

Chicago Manual of Style (16th Edition):

Cho, Jihyun. “CMOS Sensors for Time-Resolved Active Imaging.” 2017. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/136950.

MLA Handbook (7th Edition):

Cho, Jihyun. “CMOS Sensors for Time-Resolved Active Imaging.” 2017. Web. 17 Sep 2019.

Vancouver:

Cho J. CMOS Sensors for Time-Resolved Active Imaging. [Internet] [Doctoral dissertation]. University of Michigan; 2017. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/136950.

Council of Science Editors:

Cho J. CMOS Sensors for Time-Resolved Active Imaging. [Doctoral Dissertation]. University of Michigan; 2017. Available from: http://hdl.handle.net/2027.42/136950

20. Zhai, Chunyang. Building Blocks for Sampling and Digitization in High-speed Communication Systems.

Degree: PhD, Electrical Engineering, 2017, University of Michigan

 The performance of high speed communication systems crucially depends on the quality and precision of sampling and digitization. Low phase noise oscillators are essential in… (more)

Subjects/Keywords: High speed communication systems; N-path filter; traveling-wave ADC; low phase noise ring vco; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zhai, C. (2017). Building Blocks for Sampling and Digitization in High-speed Communication Systems. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/137018

Chicago Manual of Style (16th Edition):

Zhai, Chunyang. “Building Blocks for Sampling and Digitization in High-speed Communication Systems.” 2017. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/137018.

MLA Handbook (7th Edition):

Zhai, Chunyang. “Building Blocks for Sampling and Digitization in High-speed Communication Systems.” 2017. Web. 17 Sep 2019.

Vancouver:

Zhai C. Building Blocks for Sampling and Digitization in High-speed Communication Systems. [Internet] [Doctoral dissertation]. University of Michigan; 2017. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/137018.

Council of Science Editors:

Zhai C. Building Blocks for Sampling and Digitization in High-speed Communication Systems. [Doctoral Dissertation]. University of Michigan; 2017. Available from: http://hdl.handle.net/2027.42/137018

21. Jeong, Jaehun. IF-Sampling Digital Beamforming with Bit-Stream Processing.

Degree: PhD, Electrical Engineering, 2015, University of Michigan

 Beamforming in receivers improves signal-to-noise ratio (SNR), and enables spatial filtering of incoming signals, which helps reject interferers. However, power consump-tion, area, and routing complexity… (more)

Subjects/Keywords: beamforming; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Jeong, J. (2015). IF-Sampling Digital Beamforming with Bit-Stream Processing. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/116778

Chicago Manual of Style (16th Edition):

Jeong, Jaehun. “IF-Sampling Digital Beamforming with Bit-Stream Processing.” 2015. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/116778.

MLA Handbook (7th Edition):

Jeong, Jaehun. “IF-Sampling Digital Beamforming with Bit-Stream Processing.” 2015. Web. 17 Sep 2019.

Vancouver:

Jeong J. IF-Sampling Digital Beamforming with Bit-Stream Processing. [Internet] [Doctoral dissertation]. University of Michigan; 2015. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/116778.

Council of Science Editors:

Jeong J. IF-Sampling Digital Beamforming with Bit-Stream Processing. [Doctoral Dissertation]. University of Michigan; 2015. Available from: http://hdl.handle.net/2027.42/116778

22. Ghahramani, Mohammad Mahdi. Techniques for Frequency Synthesizer-Based Transmitters.

Degree: PhD, Electrical Engineering, 2015, University of Michigan

 Internet of Things (IoT) devices are poised to be the largest market for the semiconductor industry. At the heart of a wireless IoT module is… (more)

Subjects/Keywords: frequency synthesizer; PLL; CMOS; IoT; phase noise; VCO; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ghahramani, M. M. (2015). Techniques for Frequency Synthesizer-Based Transmitters. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/113385

Chicago Manual of Style (16th Edition):

Ghahramani, Mohammad Mahdi. “Techniques for Frequency Synthesizer-Based Transmitters.” 2015. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/113385.

MLA Handbook (7th Edition):

Ghahramani, Mohammad Mahdi. “Techniques for Frequency Synthesizer-Based Transmitters.” 2015. Web. 17 Sep 2019.

Vancouver:

Ghahramani MM. Techniques for Frequency Synthesizer-Based Transmitters. [Internet] [Doctoral dissertation]. University of Michigan; 2015. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/113385.

Council of Science Editors:

Ghahramani MM. Techniques for Frequency Synthesizer-Based Transmitters. [Doctoral Dissertation]. University of Michigan; 2015. Available from: http://hdl.handle.net/2027.42/113385

23. Faisal, Muhammad. Towards Very Large Scale Analog (VLSA): Synthesizable Frequency Generation Circuits.

Degree: PhD, Electrical Engineering, 2014, University of Michigan

 Driven by advancement in integrated circuit design and fabrication technologies, electronic systems have become ubiquitous. This has been enabled powerful digital design tools that continue… (more)

Subjects/Keywords: ADPLLs, PLLs, All-digital, Synthesizable Analog, Radios, Clock Generators, Oscillators; Electrical Engineering; Engineering

…Internet of Things. The University of Michigan is leading the way with its millimeter cubed… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Faisal, M. (2014). Towards Very Large Scale Analog (VLSA): Synthesizable Frequency Generation Circuits. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/109027

Chicago Manual of Style (16th Edition):

Faisal, Muhammad. “Towards Very Large Scale Analog (VLSA): Synthesizable Frequency Generation Circuits.” 2014. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/109027.

MLA Handbook (7th Edition):

Faisal, Muhammad. “Towards Very Large Scale Analog (VLSA): Synthesizable Frequency Generation Circuits.” 2014. Web. 17 Sep 2019.

Vancouver:

Faisal M. Towards Very Large Scale Analog (VLSA): Synthesizable Frequency Generation Circuits. [Internet] [Doctoral dissertation]. University of Michigan; 2014. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/109027.

Council of Science Editors:

Faisal M. Towards Very Large Scale Analog (VLSA): Synthesizable Frequency Generation Circuits. [Doctoral Dissertation]. University of Michigan; 2014. Available from: http://hdl.handle.net/2027.42/109027

24. Oh, Seunghyun. Energy-efficient Reactive Radio Design in Body Area Networks.

Degree: PhD, Electrical Engineering, 2013, University of Michigan

 A wireless body area network (WBAN) consists of several mobile devices worn on the human body. WBANs have enormous potential in health monitoring systems as… (more)

Subjects/Keywords: Wireless Body Area Network; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Oh, S. (2013). Energy-efficient Reactive Radio Design in Body Area Networks. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/97809

Chicago Manual of Style (16th Edition):

Oh, Seunghyun. “Energy-efficient Reactive Radio Design in Body Area Networks.” 2013. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/97809.

MLA Handbook (7th Edition):

Oh, Seunghyun. “Energy-efficient Reactive Radio Design in Body Area Networks.” 2013. Web. 17 Sep 2019.

Vancouver:

Oh S. Energy-efficient Reactive Radio Design in Body Area Networks. [Internet] [Doctoral dissertation]. University of Michigan; 2013. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/97809.

Council of Science Editors:

Oh S. Energy-efficient Reactive Radio Design in Body Area Networks. [Doctoral Dissertation]. University of Michigan; 2013. Available from: http://hdl.handle.net/2027.42/97809

25. Ferriss, Mark A. Fractional-N Synthesizer Architectures with Digital Phase Detection.

Degree: PhD, Electrical Engineering, 2008, University of Michigan

 During the last decade there has been unprecedented growth in the use of portable wireless communications devices for applications as diverse as medical implants, industrial… (more)

Subjects/Keywords: Phase-Lock-Loop; Electrical Engineering; Engineering

…Philosophy (Electrical Engineering) in The University of Michigan 2008 Doctoral… 

Page 1 Page 2 Page 3 Page 4 Page 5

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ferriss, M. A. (2008). Fractional-N Synthesizer Architectures with Digital Phase Detection. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/60888

Chicago Manual of Style (16th Edition):

Ferriss, Mark A. “Fractional-N Synthesizer Architectures with Digital Phase Detection.” 2008. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/60888.

MLA Handbook (7th Edition):

Ferriss, Mark A. “Fractional-N Synthesizer Architectures with Digital Phase Detection.” 2008. Web. 17 Sep 2019.

Vancouver:

Ferriss MA. Fractional-N Synthesizer Architectures with Digital Phase Detection. [Internet] [Doctoral dissertation]. University of Michigan; 2008. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/60888.

Council of Science Editors:

Ferriss MA. Fractional-N Synthesizer Architectures with Digital Phase Detection. [Doctoral Dissertation]. University of Michigan; 2008. Available from: http://hdl.handle.net/2027.42/60888

26. Rhew, Hyo Gyuem. Design Techniques for Log Based Closed-Loop Neurostimulation System-On-Chip.

Degree: PhD, Electrical Engineering, 2012, University of Michigan

 This thesis describes research on design techniques for a log-based closed-loop neurostimulation system-on-chip (SoC) for treatment of neurological disorders. Deep brain stimulation (DBS) has become… (more)

Subjects/Keywords: Design Techniques for Log-based Wirelessly-powered Closed-loop Deep Brain Stimulation System-on-Chip With RF Telemetry; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Rhew, H. G. (2012). Design Techniques for Log Based Closed-Loop Neurostimulation System-On-Chip. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/96003

Chicago Manual of Style (16th Edition):

Rhew, Hyo Gyuem. “Design Techniques for Log Based Closed-Loop Neurostimulation System-On-Chip.” 2012. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/96003.

MLA Handbook (7th Edition):

Rhew, Hyo Gyuem. “Design Techniques for Log Based Closed-Loop Neurostimulation System-On-Chip.” 2012. Web. 17 Sep 2019.

Vancouver:

Rhew HG. Design Techniques for Log Based Closed-Loop Neurostimulation System-On-Chip. [Internet] [Doctoral dissertation]. University of Michigan; 2012. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/96003.

Council of Science Editors:

Rhew HG. Design Techniques for Log Based Closed-Loop Neurostimulation System-On-Chip. [Doctoral Dissertation]. University of Michigan; 2012. Available from: http://hdl.handle.net/2027.42/96003

27. Li, Li. Fully Integrated CMOS Phased-array PLL Transmitters.

Degree: PhD, Electrical Engineering, 2012, University of Michigan

 With more advanced technology, complete phased array system can be integrated in CMOS. Integrated CMOS phased array systems offer lower cost, lower power consumption, higher… (more)

Subjects/Keywords: PLL; Phased Array; CMOS; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Li, L. (2012). Fully Integrated CMOS Phased-array PLL Transmitters. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/93908

Chicago Manual of Style (16th Edition):

Li, Li. “Fully Integrated CMOS Phased-array PLL Transmitters.” 2012. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/93908.

MLA Handbook (7th Edition):

Li, Li. “Fully Integrated CMOS Phased-array PLL Transmitters.” 2012. Web. 17 Sep 2019.

Vancouver:

Li L. Fully Integrated CMOS Phased-array PLL Transmitters. [Internet] [Doctoral dissertation]. University of Michigan; 2012. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/93908.

Council of Science Editors:

Li L. Fully Integrated CMOS Phased-array PLL Transmitters. [Doctoral Dissertation]. University of Michigan; 2012. Available from: http://hdl.handle.net/2027.42/93908

28. Lin, David T. Flexible Digital-Intensive Wireless Receivers in Nanometer CMOS.

Degree: PhD, Electrical Engineering, 2012, University of Michigan

 Wireless receivers designed in nanometer CMOS processes should take advantage of the strengths of more fundamentally digital topologies and intelligent digital control of analog circuitry.… (more)

Subjects/Keywords: Discrete-time Filter; SAR ADC; Software-defined Radio; Spectrum-sensing; Wireless Receiver; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lin, D. T. (2012). Flexible Digital-Intensive Wireless Receivers in Nanometer CMOS. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/94085

Chicago Manual of Style (16th Edition):

Lin, David T. “Flexible Digital-Intensive Wireless Receivers in Nanometer CMOS.” 2012. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/94085.

MLA Handbook (7th Edition):

Lin, David T. “Flexible Digital-Intensive Wireless Receivers in Nanometer CMOS.” 2012. Web. 17 Sep 2019.

Vancouver:

Lin DT. Flexible Digital-Intensive Wireless Receivers in Nanometer CMOS. [Internet] [Doctoral dissertation]. University of Michigan; 2012. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/94085.

Council of Science Editors:

Lin DT. Flexible Digital-Intensive Wireless Receivers in Nanometer CMOS. [Doctoral Dissertation]. University of Michigan; 2012. Available from: http://hdl.handle.net/2027.42/94085

29. Lee, Dae Young. Wireless Testing of Integrated Circuits.

Degree: PhD, Electrical Engineering, 2012, University of Michigan

 Integrated circuits (ICs) are usually tested during manufacture by means of automatic testing equipment (ATE) employing probe cards and needles that make repeated physical contact… (more)

Subjects/Keywords: Wireless Testing; Non-contact Testing; Capacitive Coupling; Clock and Data Recovery; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lee, D. Y. (2012). Wireless Testing of Integrated Circuits. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/93993

Chicago Manual of Style (16th Edition):

Lee, Dae Young. “Wireless Testing of Integrated Circuits.” 2012. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/93993.

MLA Handbook (7th Edition):

Lee, Dae Young. “Wireless Testing of Integrated Circuits.” 2012. Web. 17 Sep 2019.

Vancouver:

Lee DY. Wireless Testing of Integrated Circuits. [Internet] [Doctoral dissertation]. University of Michigan; 2012. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/93993.

Council of Science Editors:

Lee DY. Wireless Testing of Integrated Circuits. [Doctoral Dissertation]. University of Michigan; 2012. Available from: http://hdl.handle.net/2027.42/93993

30. Yenduri, Praveen Kumar. Sparse Encoding of Signals through Structured Random Sampling.

Degree: PhD, Electrical Engineering-Systems, 2012, University of Michigan

 The novel paradigm of compressive sampling/sensing (CS), which aims to achieve simultaneous acquisition and compression of signals, has received significant research interest in recent years.… (more)

Subjects/Keywords: Structured Random Sampling; Compressive Sensing; Low Power Compressive Sampling Time Based Analog to Digital Converter (ADC); Low Rate Time Encoding Model of an Integrate-and-Fire Neuron; Compressive, Collaborative Spectrum Sensing for Wideband Cognitive Radios; Continuous Resource Efficient Fast Fourier Sampling; Electrical Engineering; Engineering

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yenduri, P. K. (2012). Sparse Encoding of Signals through Structured Random Sampling. (Doctoral Dissertation). University of Michigan. Retrieved from http://hdl.handle.net/2027.42/95970

Chicago Manual of Style (16th Edition):

Yenduri, Praveen Kumar. “Sparse Encoding of Signals through Structured Random Sampling.” 2012. Doctoral Dissertation, University of Michigan. Accessed September 17, 2019. http://hdl.handle.net/2027.42/95970.

MLA Handbook (7th Edition):

Yenduri, Praveen Kumar. “Sparse Encoding of Signals through Structured Random Sampling.” 2012. Web. 17 Sep 2019.

Vancouver:

Yenduri PK. Sparse Encoding of Signals through Structured Random Sampling. [Internet] [Doctoral dissertation]. University of Michigan; 2012. [cited 2019 Sep 17]. Available from: http://hdl.handle.net/2027.42/95970.

Council of Science Editors:

Yenduri PK. Sparse Encoding of Signals through Structured Random Sampling. [Doctoral Dissertation]. University of Michigan; 2012. Available from: http://hdl.handle.net/2027.42/95970

[1] [2]

.