Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for +publisher:"University of Manchester" +contributor:("Lujan Moreno, Mikel Lujan"). Showing records 1 – 19 of 19 total matches.

Search Limiters

Last 2 Years | English Only

No search limiters apply to these results.

▼ Search Limiters

1. Jalalinajafabadi, Farideh. COMPUTERISED GRBAS ASSESSEMENT OF VOICE QUALITY.

Degree: 2016, University of Manchester

 Vocal cord vibration is the source of voiced phonemes in speech. Voice quality depends on the nature of this vibration. Vocal cords can be damaged… (more)

Subjects/Keywords: GRBAS; Machine learning; Digital Signal Processing; Voice Quality Assessment

…submitted to the University of Manchester for the degree of Doctor of Philosophy, 2016 Vocal cord… …x29; and s/he has given The University of Manchester certain rights to use such Copyright… …Thanks to people at International Society of University of Manchester, they provided for me a… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Jalalinajafabadi, F. (2016). COMPUTERISED GRBAS ASSESSEMENT OF VOICE QUALITY. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:300600

Chicago Manual of Style (16th Edition):

Jalalinajafabadi, Farideh. “COMPUTERISED GRBAS ASSESSEMENT OF VOICE QUALITY.” 2016. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:300600.

MLA Handbook (7th Edition):

Jalalinajafabadi, Farideh. “COMPUTERISED GRBAS ASSESSEMENT OF VOICE QUALITY.” 2016. Web. 10 Apr 2021.

Vancouver:

Jalalinajafabadi F. COMPUTERISED GRBAS ASSESSEMENT OF VOICE QUALITY. [Internet] [Doctoral dissertation]. University of Manchester; 2016. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:300600.

Council of Science Editors:

Jalalinajafabadi F. COMPUTERISED GRBAS ASSESSEMENT OF VOICE QUALITY. [Doctoral Dissertation]. University of Manchester; 2016. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:300600

2. Herath, Herath Mudiyanselage Isuru Prasenajith. Data Centric and Adaptive Source Changing Transactional Memory with Exit Functionality.

Degree: 2012, University of Manchester

 Multi-core computing is becoming ubiquitous due to the scaling limitations of single-core computing. It is inevitable that parallel programming will become the mainstream for such… (more)

Subjects/Keywords: Parallel Computer Architecture; Hardware Transactional Memory

…Prasenajith Herath A thesis submitted to The University of Manchester for the degree of Doctor of… …University of Manchester certain rights to use such Copyright, including for administrative… …x28;ORS) and a School of Computer Science studentship from the University of Manchester… 

Page 1 Page 2 Page 3 Page 4 Page 5 Page 6 Page 7 Sample image

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Herath, H. M. I. (2012). Data Centric and Adaptive Source Changing Transactional Memory with Exit Functionality. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:182814

Chicago Manual of Style (16th Edition):

Herath, Herath Mudiyanselage Isuru. “Data Centric and Adaptive Source Changing Transactional Memory with Exit Functionality.” 2012. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:182814.

MLA Handbook (7th Edition):

Herath, Herath Mudiyanselage Isuru. “Data Centric and Adaptive Source Changing Transactional Memory with Exit Functionality.” 2012. Web. 10 Apr 2021.

Vancouver:

Herath HMI. Data Centric and Adaptive Source Changing Transactional Memory with Exit Functionality. [Internet] [Doctoral dissertation]. University of Manchester; 2012. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:182814.

Council of Science Editors:

Herath HMI. Data Centric and Adaptive Source Changing Transactional Memory with Exit Functionality. [Doctoral Dissertation]. University of Manchester; 2012. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:182814


University of Manchester

3. Stratikopoulos, Athanasios. Low Overhead & Energy Efficient Storage Path for Next Generation Computer Systems.

Degree: 2019, University of Manchester

 The constant growth of data is pushing storage systems towards ever-increasing I/O bandwidth and lower latency requirements. In recent years, the Non-Volatile Memory Express (NVMe)… (more)

Subjects/Keywords: NVMe; SSDs; FPGA; Heterogeneous Systems; Linux Block I/O; Computer Systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Stratikopoulos, A. (2019). Low Overhead & Energy Efficient Storage Path for Next Generation Computer Systems. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:318463

Chicago Manual of Style (16th Edition):

Stratikopoulos, Athanasios. “Low Overhead & Energy Efficient Storage Path for Next Generation Computer Systems.” 2019. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:318463.

MLA Handbook (7th Edition):

Stratikopoulos, Athanasios. “Low Overhead & Energy Efficient Storage Path for Next Generation Computer Systems.” 2019. Web. 10 Apr 2021.

Vancouver:

Stratikopoulos A. Low Overhead & Energy Efficient Storage Path for Next Generation Computer Systems. [Internet] [Doctoral dissertation]. University of Manchester; 2019. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:318463.

Council of Science Editors:

Stratikopoulos A. Low Overhead & Energy Efficient Storage Path for Next Generation Computer Systems. [Doctoral Dissertation]. University of Manchester; 2019. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:318463


University of Manchester

4. Paraskevas, Kyriakos. EFFECTS OF PROCESSOR-NATIVE MEMORY TRANSACTIONS IN OPTIMIZING RDMA TRANSFERS IN DISTRIBUTED SHARED MEMORY SYSTEMS.

Degree: 2020, University of Manchester

 Reducing latency and increasing the throughput of issued data transfers is a core requirement if we are to meet the needs of future systems at… (more)

Subjects/Keywords: DSM; Memory expansion; Chiplets; Processor-native transactions

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Paraskevas, K. (2020). EFFECTS OF PROCESSOR-NATIVE MEMORY TRANSACTIONS IN OPTIMIZING RDMA TRANSFERS IN DISTRIBUTED SHARED MEMORY SYSTEMS. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:325410

Chicago Manual of Style (16th Edition):

Paraskevas, Kyriakos. “EFFECTS OF PROCESSOR-NATIVE MEMORY TRANSACTIONS IN OPTIMIZING RDMA TRANSFERS IN DISTRIBUTED SHARED MEMORY SYSTEMS.” 2020. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:325410.

MLA Handbook (7th Edition):

Paraskevas, Kyriakos. “EFFECTS OF PROCESSOR-NATIVE MEMORY TRANSACTIONS IN OPTIMIZING RDMA TRANSFERS IN DISTRIBUTED SHARED MEMORY SYSTEMS.” 2020. Web. 10 Apr 2021.

Vancouver:

Paraskevas K. EFFECTS OF PROCESSOR-NATIVE MEMORY TRANSACTIONS IN OPTIMIZING RDMA TRANSFERS IN DISTRIBUTED SHARED MEMORY SYSTEMS. [Internet] [Doctoral dissertation]. University of Manchester; 2020. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:325410.

Council of Science Editors:

Paraskevas K. EFFECTS OF PROCESSOR-NATIVE MEMORY TRANSACTIONS IN OPTIMIZING RDMA TRANSFERS IN DISTRIBUTED SHARED MEMORY SYSTEMS. [Doctoral Dissertation]. University of Manchester; 2020. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:325410


University of Manchester

5. Rodrigues, Crefeda Faviola. Efficient Execution of Convolutional Neural Networks on Low Powered Heterogeneous Systems.

Degree: 2020, University of Manchester

Energy-efficient machine learning has been gaining interest due to the increase use of of machine learning, in particular deep learning, in applications that run on… (more)

Subjects/Keywords: Deep Learning; Convolutional Neural Networks; CNN; Power; Energy; Energy prediction; Power measurement; Mobile Systems; Low power; ConvNet; Energy efficiency; Task graph; Neural Network Accelerators; Jetson TX1; Snapdragon 820; Power estimation; Performance; Dataflow mapping; Neural Architecture Search

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Rodrigues, C. F. (2020). Efficient Execution of Convolutional Neural Networks on Low Powered Heterogeneous Systems. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:323894

Chicago Manual of Style (16th Edition):

Rodrigues, Crefeda Faviola. “Efficient Execution of Convolutional Neural Networks on Low Powered Heterogeneous Systems.” 2020. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:323894.

MLA Handbook (7th Edition):

Rodrigues, Crefeda Faviola. “Efficient Execution of Convolutional Neural Networks on Low Powered Heterogeneous Systems.” 2020. Web. 10 Apr 2021.

Vancouver:

Rodrigues CF. Efficient Execution of Convolutional Neural Networks on Low Powered Heterogeneous Systems. [Internet] [Doctoral dissertation]. University of Manchester; 2020. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:323894.

Council of Science Editors:

Rodrigues CF. Efficient Execution of Convolutional Neural Networks on Low Powered Heterogeneous Systems. [Doctoral Dissertation]. University of Manchester; 2020. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:323894


University of Manchester

6. Simsek, Osman Seckin. LEVERAGING DATA-FLOW INFORMATION FOR EFFICIENT SCHEDULING OF TASK-PARALLEL PROGRAMS ON HETEROGENEOUS SYSTEMS.

Degree: 2020, University of Manchester

 Writing efficient programs for heterogeneous platforms is challenging: programmers must deal with multiple programming models, partition work for CPUs and accelerators with different compute capabilities,… (more)

Subjects/Keywords: Task parallelism; Heterogeneous systems; Scheduling

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Simsek, O. S. (2020). LEVERAGING DATA-FLOW INFORMATION FOR EFFICIENT SCHEDULING OF TASK-PARALLEL PROGRAMS ON HETEROGENEOUS SYSTEMS. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:324388

Chicago Manual of Style (16th Edition):

Simsek, Osman Seckin. “LEVERAGING DATA-FLOW INFORMATION FOR EFFICIENT SCHEDULING OF TASK-PARALLEL PROGRAMS ON HETEROGENEOUS SYSTEMS.” 2020. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:324388.

MLA Handbook (7th Edition):

Simsek, Osman Seckin. “LEVERAGING DATA-FLOW INFORMATION FOR EFFICIENT SCHEDULING OF TASK-PARALLEL PROGRAMS ON HETEROGENEOUS SYSTEMS.” 2020. Web. 10 Apr 2021.

Vancouver:

Simsek OS. LEVERAGING DATA-FLOW INFORMATION FOR EFFICIENT SCHEDULING OF TASK-PARALLEL PROGRAMS ON HETEROGENEOUS SYSTEMS. [Internet] [Doctoral dissertation]. University of Manchester; 2020. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:324388.

Council of Science Editors:

Simsek OS. LEVERAGING DATA-FLOW INFORMATION FOR EFFICIENT SCHEDULING OF TASK-PARALLEL PROGRAMS ON HETEROGENEOUS SYSTEMS. [Doctoral Dissertation]. University of Manchester; 2020. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:324388

7. Pocock, Adam Craig. Feature Selection via Joint Likelihood.

Degree: 2012, University of Manchester

 We study the nature of filter methods for feature selection. In particular, we examine information theoretic approaches to this problem, looking at the literature over… (more)

Subjects/Keywords: machine learning; feature selection; information theory

…C Pocock A thesis submitted to the University of Manchester for the degree of Doctor of… …rights in it (the “Copyright”) and s/he has given The University of Manchester… 

Page 1 Page 2 Page 3 Page 4 Page 5 Page 6 Page 7

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Pocock, A. C. (2012). Feature Selection via Joint Likelihood. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:167066

Chicago Manual of Style (16th Edition):

Pocock, Adam Craig. “Feature Selection via Joint Likelihood.” 2012. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:167066.

MLA Handbook (7th Edition):

Pocock, Adam Craig. “Feature Selection via Joint Likelihood.” 2012. Web. 10 Apr 2021.

Vancouver:

Pocock AC. Feature Selection via Joint Likelihood. [Internet] [Doctoral dissertation]. University of Manchester; 2012. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:167066.

Council of Science Editors:

Pocock AC. Feature Selection via Joint Likelihood. [Doctoral Dissertation]. University of Manchester; 2012. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:167066


University of Manchester

8. Werner, Sebastian. Efficient Optical Network-on-chip Design.

Degree: 2018, University of Manchester

 Optical on-chip data transmission enabled by silicon photonics (SiPs) is considered a promising candidate for future on-chip communication as the high-bandwidth, low-latency, and relatively-distance-independent nature… (more)

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Werner, S. (2018). Efficient Optical Network-on-chip Design. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:313606

Chicago Manual of Style (16th Edition):

Werner, Sebastian. “Efficient Optical Network-on-chip Design.” 2018. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:313606.

MLA Handbook (7th Edition):

Werner, Sebastian. “Efficient Optical Network-on-chip Design.” 2018. Web. 10 Apr 2021.

Vancouver:

Werner S. Efficient Optical Network-on-chip Design. [Internet] [Doctoral dissertation]. University of Manchester; 2018. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:313606.

Council of Science Editors:

Werner S. Efficient Optical Network-on-chip Design. [Doctoral Dissertation]. University of Manchester; 2018. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:313606


University of Manchester

9. Lant, Joshua. Enabling Independent Communication for FPGAs in High Performance Computing.

Degree: 2019, University of Manchester

 The landscape of High Performance Computing is changing, with increasing heterogeneity, new data-intensive workloads and ever tighter system power constraints. Given these changes there has… (more)

Subjects/Keywords: Interconnect; High Performance Computing; HPC; FPGA; Network; Reliability; Transport; Distributed Computing; Computer Architecture

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lant, J. (2019). Enabling Independent Communication for FPGAs in High Performance Computing. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:322768

Chicago Manual of Style (16th Edition):

Lant, Joshua. “Enabling Independent Communication for FPGAs in High Performance Computing.” 2019. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:322768.

MLA Handbook (7th Edition):

Lant, Joshua. “Enabling Independent Communication for FPGAs in High Performance Computing.” 2019. Web. 10 Apr 2021.

Vancouver:

Lant J. Enabling Independent Communication for FPGAs in High Performance Computing. [Internet] [Doctoral dissertation]. University of Manchester; 2019. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:322768.

Council of Science Editors:

Lant J. Enabling Independent Communication for FPGAs in High Performance Computing. [Doctoral Dissertation]. University of Manchester; 2019. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:322768


University of Manchester

10. Clarkson, James. Compiler and Runtime Support for Heterogeneous Programming.

Degree: 2019, University of Manchester

 Over the last decade computer architectures have changed dramatically leaving us in a position where nearly every desktop computer, laptop, server or mobile phone, has… (more)

Subjects/Keywords: Programming languages; Java; Hardware Accelerator; GPGPU

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Clarkson, J. (2019). Compiler and Runtime Support for Heterogeneous Programming. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:318477

Chicago Manual of Style (16th Edition):

Clarkson, James. “Compiler and Runtime Support for Heterogeneous Programming.” 2019. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:318477.

MLA Handbook (7th Edition):

Clarkson, James. “Compiler and Runtime Support for Heterogeneous Programming.” 2019. Web. 10 Apr 2021.

Vancouver:

Clarkson J. Compiler and Runtime Support for Heterogeneous Programming. [Internet] [Doctoral dissertation]. University of Manchester; 2019. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:318477.

Council of Science Editors:

Clarkson J. Compiler and Runtime Support for Heterogeneous Programming. [Doctoral Dissertation]. University of Manchester; 2019. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:318477


University of Manchester

11. Gorgovan, Cosmin. Optimising Dynamic Binary Modification Across ARM Microarchitectures.

Degree: 2017, University of Manchester

 Dynamic Binary Modification (DBM) is a technique for modifying applications at runtime, working at the level of native code. It has numerous applications, including instrumentation,… (more)

Subjects/Keywords: ARM; Dynamic Binary Modification; Dynamic Binary Instrumentation; Binary Modifcation

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Gorgovan, C. (2017). Optimising Dynamic Binary Modification Across ARM Microarchitectures. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:307942

Chicago Manual of Style (16th Edition):

Gorgovan, Cosmin. “Optimising Dynamic Binary Modification Across ARM Microarchitectures.” 2017. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:307942.

MLA Handbook (7th Edition):

Gorgovan, Cosmin. “Optimising Dynamic Binary Modification Across ARM Microarchitectures.” 2017. Web. 10 Apr 2021.

Vancouver:

Gorgovan C. Optimising Dynamic Binary Modification Across ARM Microarchitectures. [Internet] [Doctoral dissertation]. University of Manchester; 2017. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:307942.

Council of Science Editors:

Gorgovan C. Optimising Dynamic Binary Modification Across ARM Microarchitectures. [Doctoral Dissertation]. University of Manchester; 2017. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:307942


University of Manchester

12. Paredes Lopez, Mireya. Exploring vectorisation for parallel breadth-first search on an advanced vector processor.

Degree: 2017, University of Manchester

 Modern applications generate a massive amount of data that is challenging to process or analyse. Graph algorithms have emerged as a solution for the analysis… (more)

Subjects/Keywords: parallel architecture; vectorisation; breadth first search; Xeon Phi; graph algorithms; graph 500 benchmark

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Paredes Lopez, M. (2017). Exploring vectorisation for parallel breadth-first search on an advanced vector processor. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:308019

Chicago Manual of Style (16th Edition):

Paredes Lopez, Mireya. “Exploring vectorisation for parallel breadth-first search on an advanced vector processor.” 2017. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:308019.

MLA Handbook (7th Edition):

Paredes Lopez, Mireya. “Exploring vectorisation for parallel breadth-first search on an advanced vector processor.” 2017. Web. 10 Apr 2021.

Vancouver:

Paredes Lopez M. Exploring vectorisation for parallel breadth-first search on an advanced vector processor. [Internet] [Doctoral dissertation]. University of Manchester; 2017. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:308019.

Council of Science Editors:

Paredes Lopez M. Exploring vectorisation for parallel breadth-first search on an advanced vector processor. [Doctoral Dissertation]. University of Manchester; 2017. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:308019


University of Manchester

13. Ghasempour, Mohsen. WORKLOAD-ADAPTATION IN MEMORY CONTROLLERS.

Degree: 2015, University of Manchester

 Advanced development in processor design, increasing the heterogeneity of computer system, by involving Graphics Processing Units (GPUs), Field-Programmable Gate Arrays (FPGAs) and custom accelerators, and… (more)

Subjects/Keywords: Memory Controller

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ghasempour, M. (2015). WORKLOAD-ADAPTATION IN MEMORY CONTROLLERS. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:269320

Chicago Manual of Style (16th Edition):

Ghasempour, Mohsen. “WORKLOAD-ADAPTATION IN MEMORY CONTROLLERS.” 2015. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:269320.

MLA Handbook (7th Edition):

Ghasempour, Mohsen. “WORKLOAD-ADAPTATION IN MEMORY CONTROLLERS.” 2015. Web. 10 Apr 2021.

Vancouver:

Ghasempour M. WORKLOAD-ADAPTATION IN MEMORY CONTROLLERS. [Internet] [Doctoral dissertation]. University of Manchester; 2015. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:269320.

Council of Science Editors:

Ghasempour M. WORKLOAD-ADAPTATION IN MEMORY CONTROLLERS. [Doctoral Dissertation]. University of Manchester; 2015. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:269320


University of Manchester

14. Barrett, Colin Ronald Benjamin. Co-designing Software Abstraction and Optimisation for Productivity and Performance.

Degree: 2015, University of Manchester

 Improving the execution time of applications is important, but there is a tendency to sacrifice programmability in its pursuit. This thesis investigates co-design approaches, in… (more)

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Barrett, C. R. B. (2015). Co-designing Software Abstraction and Optimisation for Productivity and Performance. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:280198

Chicago Manual of Style (16th Edition):

Barrett, Colin Ronald Benjamin. “Co-designing Software Abstraction and Optimisation for Productivity and Performance.” 2015. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:280198.

MLA Handbook (7th Edition):

Barrett, Colin Ronald Benjamin. “Co-designing Software Abstraction and Optimisation for Productivity and Performance.” 2015. Web. 10 Apr 2021.

Vancouver:

Barrett CRB. Co-designing Software Abstraction and Optimisation for Productivity and Performance. [Internet] [Doctoral dissertation]. University of Manchester; 2015. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:280198.

Council of Science Editors:

Barrett CRB. Co-designing Software Abstraction and Optimisation for Productivity and Performance. [Doctoral Dissertation]. University of Manchester; 2015. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:280198


University of Manchester

15. Seaton, Christopher Graham. Specialising Dynamic Techniques for Implementing the Ruby Programming Language.

Degree: 2015, University of Manchester

 The Ruby programming language is dynamically typed, uses dynamic and late bound dispatch for all operators, method calls and many control structures, and provides extensive… (more)

Subjects/Keywords: dynamic languages; ruby; jit; compilers

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Seaton, C. G. (2015). Specialising Dynamic Techniques for Implementing the Ruby Programming Language. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:276330

Chicago Manual of Style (16th Edition):

Seaton, Christopher Graham. “Specialising Dynamic Techniques for Implementing the Ruby Programming Language.” 2015. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:276330.

MLA Handbook (7th Edition):

Seaton, Christopher Graham. “Specialising Dynamic Techniques for Implementing the Ruby Programming Language.” 2015. Web. 10 Apr 2021.

Vancouver:

Seaton CG. Specialising Dynamic Techniques for Implementing the Ruby Programming Language. [Internet] [Doctoral dissertation]. University of Manchester; 2015. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:276330.

Council of Science Editors:

Seaton CG. Specialising Dynamic Techniques for Implementing the Ruby Programming Language. [Doctoral Dissertation]. University of Manchester; 2015. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:276330

16. D'Antras, Bernard Amanieu. Low Overhead Dynamic Binary Translation for ARM.

Degree: 2017, University of Manchester

 Driven by Moore's Law, many computer architectures - ARM, x86, MIPS, PowerPC, SPARC - have evolved from 32-bit to 64-bit. To support existing applications, these… (more)

Subjects/Keywords: Binary Translation; Virtualization; ARM

…d’Antras A thesis submitted to the University of Manchester for the degree of Doctor of… …PowerPC to x86, based on technology originally developed at the University of Manchester [… …developed by the author at the University of Manchester which translates AArch32 Linux programs… …copyright or related rights in it (the “Copyright”) and he has given The University of… …Manchester certain rights to use such Copyright, including for administrative purposes. ii. Copies… 

Page 1 Page 2 Page 3 Page 4 Page 5 Page 6 Page 7

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

D'Antras, B. A. (2017). Low Overhead Dynamic Binary Translation for ARM. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:307849

Chicago Manual of Style (16th Edition):

D'Antras, Bernard Amanieu. “Low Overhead Dynamic Binary Translation for ARM.” 2017. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:307849.

MLA Handbook (7th Edition):

D'Antras, Bernard Amanieu. “Low Overhead Dynamic Binary Translation for ARM.” 2017. Web. 10 Apr 2021.

Vancouver:

D'Antras BA. Low Overhead Dynamic Binary Translation for ARM. [Internet] [Doctoral dissertation]. University of Manchester; 2017. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:307849.

Council of Science Editors:

D'Antras BA. Low Overhead Dynamic Binary Translation for ARM. [Doctoral Dissertation]. University of Manchester; 2017. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:307849

17. Yiapanis, Paraskevas. High Performance Optimizations in Runtime Speculative Parallelization for Multicore Architectures.

Degree: 2013, University of Manchester

 Thread-Level Speculation (TLS) overcomes limitations intrinsic with conservativecompile-time auto-parallelizing tools by extracting parallel threads optimistically andonly ensuring absence of data dependence violations at runtime.A significant… (more)

…Yiapanis A thesis submitted to the University of Manchester for the degree of Doctor of… …x28;the “Copyright”) and s/he has given The University of Manchester certain rights to… …the University of Manchester, work in which the author of this thesis was involved. The… …University of Edinburgh and the University of Manchester. 30 CHAPTER 1. INTRODUCTION Table 1.1… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yiapanis, P. (2013). High Performance Optimizations in Runtime Speculative Parallelization for Multicore Architectures. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:205699

Chicago Manual of Style (16th Edition):

Yiapanis, Paraskevas. “High Performance Optimizations in Runtime Speculative Parallelization for Multicore Architectures.” 2013. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:205699.

MLA Handbook (7th Edition):

Yiapanis, Paraskevas. “High Performance Optimizations in Runtime Speculative Parallelization for Multicore Architectures.” 2013. Web. 10 Apr 2021.

Vancouver:

Yiapanis P. High Performance Optimizations in Runtime Speculative Parallelization for Multicore Architectures. [Internet] [Doctoral dissertation]. University of Manchester; 2013. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:205699.

Council of Science Editors:

Yiapanis P. High Performance Optimizations in Runtime Speculative Parallelization for Multicore Architectures. [Doctoral Dissertation]. University of Manchester; 2013. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:205699

18. Rodchenko, Andrey. Software/Hardware Co-Design and Co-Specialisation: Novel Simulation Techniques and Optimisations.

Degree: 2018, University of Manchester

 Progress in microprocessors has moved towards increasing the number of cores, heterogeneity, and bitness of computing. Performance, programmability and energy efficiency of next generations of… (more)

Subjects/Keywords: shared-memory synchronisation; computer architecture simulation; high-level language computer architecture

…Andrey Rodchenko A thesis submitted to the University of Manchester for the degree of Doctor of… …x29; and s/he has given The University of Manchester certain rights to use such Copyright… …University of Manchester for providing financial support via a PhD Scholarship. I would like to… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Rodchenko, A. (2018). Software/Hardware Co-Design and Co-Specialisation: Novel Simulation Techniques and Optimisations. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:313062

Chicago Manual of Style (16th Edition):

Rodchenko, Andrey. “Software/Hardware Co-Design and Co-Specialisation: Novel Simulation Techniques and Optimisations.” 2018. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:313062.

MLA Handbook (7th Edition):

Rodchenko, Andrey. “Software/Hardware Co-Design and Co-Specialisation: Novel Simulation Techniques and Optimisations.” 2018. Web. 10 Apr 2021.

Vancouver:

Rodchenko A. Software/Hardware Co-Design and Co-Specialisation: Novel Simulation Techniques and Optimisations. [Internet] [Doctoral dissertation]. University of Manchester; 2018. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:313062.

Council of Science Editors:

Rodchenko A. Software/Hardware Co-Design and Co-Specialisation: Novel Simulation Techniques and Optimisations. [Doctoral Dissertation]. University of Manchester; 2018. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:313062


University of Manchester

19. Cakmakci, Yaman. INVESTIGATING POWER MANAGEMENT SCHEMES IN OUT-OF-ORDER MICROPROCESSORS.

Degree: 2018, University of Manchester

 Limitations imposed by the the end of Dennard Scaling have led to a significant in- crease in the power density of chips. This has elevated… (more)

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Cakmakci, Y. (2018). INVESTIGATING POWER MANAGEMENT SCHEMES IN OUT-OF-ORDER MICROPROCESSORS. (Doctoral Dissertation). University of Manchester. Retrieved from http://www.manchester.ac.uk/escholar/uk-ac-man-scw:313302

Chicago Manual of Style (16th Edition):

Cakmakci, Yaman. “INVESTIGATING POWER MANAGEMENT SCHEMES IN OUT-OF-ORDER MICROPROCESSORS.” 2018. Doctoral Dissertation, University of Manchester. Accessed April 10, 2021. http://www.manchester.ac.uk/escholar/uk-ac-man-scw:313302.

MLA Handbook (7th Edition):

Cakmakci, Yaman. “INVESTIGATING POWER MANAGEMENT SCHEMES IN OUT-OF-ORDER MICROPROCESSORS.” 2018. Web. 10 Apr 2021.

Vancouver:

Cakmakci Y. INVESTIGATING POWER MANAGEMENT SCHEMES IN OUT-OF-ORDER MICROPROCESSORS. [Internet] [Doctoral dissertation]. University of Manchester; 2018. [cited 2021 Apr 10]. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:313302.

Council of Science Editors:

Cakmakci Y. INVESTIGATING POWER MANAGEMENT SCHEMES IN OUT-OF-ORDER MICROPROCESSORS. [Doctoral Dissertation]. University of Manchester; 2018. Available from: http://www.manchester.ac.uk/escholar/uk-ac-man-scw:313302

.