Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for +publisher:"Rochester Institute of Technology" +contributor:("Robert Pearson"). Showing records 1 – 20 of 20 total matches.

Search Limiters

Last 2 Years | English Only

No search limiters apply to these results.

▼ Search Limiters


Rochester Institute of Technology

1. Doran, Jenna L. Self-Assembled Monolayers for Phosphorus Doping of Silicon for Field Effect Devices.

Degree: MS, School of Chemistry and Materials Science (COS), 2018, Rochester Institute of Technology

  Moore's law continues to drive the semiconductor industry to create smaller transistors and improve device performance. Smaller transistors require shallower junctions, especially for the… (more)

Subjects/Keywords: Doping; Field effect device; Molecular monolayer doping; Self-assembled monolayer

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Doran, J. L. (2018). Self-Assembled Monolayers for Phosphorus Doping of Silicon for Field Effect Devices. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/9844

Chicago Manual of Style (16th Edition):

Doran, Jenna L. “Self-Assembled Monolayers for Phosphorus Doping of Silicon for Field Effect Devices.” 2018. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/9844.

MLA Handbook (7th Edition):

Doran, Jenna L. “Self-Assembled Monolayers for Phosphorus Doping of Silicon for Field Effect Devices.” 2018. Web. 13 Oct 2019.

Vancouver:

Doran JL. Self-Assembled Monolayers for Phosphorus Doping of Silicon for Field Effect Devices. [Internet] [Masters thesis]. Rochester Institute of Technology; 2018. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/9844.

Council of Science Editors:

Doran JL. Self-Assembled Monolayers for Phosphorus Doping of Silicon for Field Effect Devices. [Masters Thesis]. Rochester Institute of Technology; 2018. Available from: https://scholarworks.rit.edu/theses/9844


Rochester Institute of Technology

2. Hartensveld, Matthew. Optimization of Dry and Wet GaN Etching to Form High Aspect Ratio Nanowires.

Degree: MS, School of Chemistry and Materials Science (COS), 2018, Rochester Institute of Technology

  Nanowire devices are emerging as the replacement technology to planar devices, such as Light Emitting Diodes (LEDs) and Field Effect Transistors (FETs), due to… (more)

Subjects/Keywords: Etching; Gallium nitride; GaN; KOH; Nanowire; Nanowires

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hartensveld, M. (2018). Optimization of Dry and Wet GaN Etching to Form High Aspect Ratio Nanowires. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/9835

Chicago Manual of Style (16th Edition):

Hartensveld, Matthew. “Optimization of Dry and Wet GaN Etching to Form High Aspect Ratio Nanowires.” 2018. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/9835.

MLA Handbook (7th Edition):

Hartensveld, Matthew. “Optimization of Dry and Wet GaN Etching to Form High Aspect Ratio Nanowires.” 2018. Web. 13 Oct 2019.

Vancouver:

Hartensveld M. Optimization of Dry and Wet GaN Etching to Form High Aspect Ratio Nanowires. [Internet] [Masters thesis]. Rochester Institute of Technology; 2018. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/9835.

Council of Science Editors:

Hartensveld M. Optimization of Dry and Wet GaN Etching to Form High Aspect Ratio Nanowires. [Masters Thesis]. Rochester Institute of Technology; 2018. Available from: https://scholarworks.rit.edu/theses/9835


Rochester Institute of Technology

3. Burbine, Andrew M. Bayesian Analysis for Photolithographic Models.

Degree: MS, Microelectronic Engineering, 2017, Rochester Institute of Technology

  The use of optical proximity correction (OPC) as a resolution enhancement technique (RET) in microelectronic photolithographic manufacturing demands increasingly accurate models of the systems… (more)

Subjects/Keywords: Bayesian analysis; Opc modeling; Photolithography; Uncertainty

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Burbine, A. M. (2017). Bayesian Analysis for Photolithographic Models. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/9983

Chicago Manual of Style (16th Edition):

Burbine, Andrew M. “Bayesian Analysis for Photolithographic Models.” 2017. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/9983.

MLA Handbook (7th Edition):

Burbine, Andrew M. “Bayesian Analysis for Photolithographic Models.” 2017. Web. 13 Oct 2019.

Vancouver:

Burbine AM. Bayesian Analysis for Photolithographic Models. [Internet] [Masters thesis]. Rochester Institute of Technology; 2017. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/9983.

Council of Science Editors:

Burbine AM. Bayesian Analysis for Photolithographic Models. [Masters Thesis]. Rochester Institute of Technology; 2017. Available from: https://scholarworks.rit.edu/theses/9983


Rochester Institute of Technology

4. Chen, Chen. A Wireless Communication Platform for MEMS Sensors.

Degree: MS, Electrical Engineering, 2015, Rochester Institute of Technology

  Wireless measurement systems combining current advanced information collection, processing and wireless communication technology, have been applied to information measurement in special occasions. As a… (more)

Subjects/Keywords: Arduino; Bluetooth; MEMS; Sensor; Wireless

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chen, C. (2015). A Wireless Communication Platform for MEMS Sensors. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/8809

Chicago Manual of Style (16th Edition):

Chen, Chen. “A Wireless Communication Platform for MEMS Sensors.” 2015. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/8809.

MLA Handbook (7th Edition):

Chen, Chen. “A Wireless Communication Platform for MEMS Sensors.” 2015. Web. 13 Oct 2019.

Vancouver:

Chen C. A Wireless Communication Platform for MEMS Sensors. [Internet] [Masters thesis]. Rochester Institute of Technology; 2015. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/8809.

Council of Science Editors:

Chen C. A Wireless Communication Platform for MEMS Sensors. [Masters Thesis]. Rochester Institute of Technology; 2015. Available from: https://scholarworks.rit.edu/theses/8809


Rochester Institute of Technology

5. Grover, Sidhant. Effect of Transmission Line Measurement (TLM) Geometry on Specific Contact Resistivity Determination.

Degree: MS, School of Chemistry and Materials Science (COS), 2016, Rochester Institute of Technology

  Ohmic metal semiconductor contacts are indispensable part of a semiconductor device. These are characterized by their specific contact resistivity (ρc) in expressed in Ohm-cm2,… (more)

Subjects/Keywords: None provided

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Grover, S. (2016). Effect of Transmission Line Measurement (TLM) Geometry on Specific Contact Resistivity Determination. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/9343

Chicago Manual of Style (16th Edition):

Grover, Sidhant. “Effect of Transmission Line Measurement (TLM) Geometry on Specific Contact Resistivity Determination.” 2016. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/9343.

MLA Handbook (7th Edition):

Grover, Sidhant. “Effect of Transmission Line Measurement (TLM) Geometry on Specific Contact Resistivity Determination.” 2016. Web. 13 Oct 2019.

Vancouver:

Grover S. Effect of Transmission Line Measurement (TLM) Geometry on Specific Contact Resistivity Determination. [Internet] [Masters thesis]. Rochester Institute of Technology; 2016. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/9343.

Council of Science Editors:

Grover S. Effect of Transmission Line Measurement (TLM) Geometry on Specific Contact Resistivity Determination. [Masters Thesis]. Rochester Institute of Technology; 2016. Available from: https://scholarworks.rit.edu/theses/9343


Rochester Institute of Technology

6. Bhadrachalam, Karthik. Xenon Flash Lamp Annealing for Low Temperature Polycrystalline Silicon TFTs.

Degree: MS, Electrical Engineering, 2016, Rochester Institute of Technology

  In recent years, many technologies have come forward to address the display industry’s increasing demand for improved TFT performance over a-Si:H. Low Temperature Polycrystalline… (more)

Subjects/Keywords: Display glass; Excimer laser annealing; Explosive crystallization; Flash lamp annealing; Low temperature polycrystalline silicon; Thin film transistors

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Bhadrachalam, K. (2016). Xenon Flash Lamp Annealing for Low Temperature Polycrystalline Silicon TFTs. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/9294

Chicago Manual of Style (16th Edition):

Bhadrachalam, Karthik. “Xenon Flash Lamp Annealing for Low Temperature Polycrystalline Silicon TFTs.” 2016. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/9294.

MLA Handbook (7th Edition):

Bhadrachalam, Karthik. “Xenon Flash Lamp Annealing for Low Temperature Polycrystalline Silicon TFTs.” 2016. Web. 13 Oct 2019.

Vancouver:

Bhadrachalam K. Xenon Flash Lamp Annealing for Low Temperature Polycrystalline Silicon TFTs. [Internet] [Masters thesis]. Rochester Institute of Technology; 2016. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/9294.

Council of Science Editors:

Bhadrachalam K. Xenon Flash Lamp Annealing for Low Temperature Polycrystalline Silicon TFTs. [Masters Thesis]. Rochester Institute of Technology; 2016. Available from: https://scholarworks.rit.edu/theses/9294


Rochester Institute of Technology

7. Walke, Abhijeet M. Design Strategies for Ultralow Power 10nm FinFETs.

Degree: MS, Electrical Engineering, 2017, Rochester Institute of Technology

  Integrated circuits and microprocessor chips have become integral part of our everyday life to such an extent that it is difficult to imagine a… (more)

Subjects/Keywords: None provided

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Walke, A. M. (2017). Design Strategies for Ultralow Power 10nm FinFETs. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/9445

Chicago Manual of Style (16th Edition):

Walke, Abhijeet M. “Design Strategies for Ultralow Power 10nm FinFETs.” 2017. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/9445.

MLA Handbook (7th Edition):

Walke, Abhijeet M. “Design Strategies for Ultralow Power 10nm FinFETs.” 2017. Web. 13 Oct 2019.

Vancouver:

Walke AM. Design Strategies for Ultralow Power 10nm FinFETs. [Internet] [Masters thesis]. Rochester Institute of Technology; 2017. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/9445.

Council of Science Editors:

Walke AM. Design Strategies for Ultralow Power 10nm FinFETs. [Masters Thesis]. Rochester Institute of Technology; 2017. Available from: https://scholarworks.rit.edu/theses/9445


Rochester Institute of Technology

8. Bischoff, Paul. Development of a Self Aligned CMOS Process for Flash Lamp Annealed Polycrystalline Silicon TFTs.

Degree: MS, Microelectronic Engineering, 2017, Rochester Institute of Technology

  The emerging active matrix liquid crystal (AMLCD) display market requires a high performing semiconductor material to meet rising standards of operation. Currently amorphous silicon… (more)

Subjects/Keywords: None provided

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Bischoff, P. (2017). Development of a Self Aligned CMOS Process for Flash Lamp Annealed Polycrystalline Silicon TFTs. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/9646

Chicago Manual of Style (16th Edition):

Bischoff, Paul. “Development of a Self Aligned CMOS Process for Flash Lamp Annealed Polycrystalline Silicon TFTs.” 2017. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/9646.

MLA Handbook (7th Edition):

Bischoff, Paul. “Development of a Self Aligned CMOS Process for Flash Lamp Annealed Polycrystalline Silicon TFTs.” 2017. Web. 13 Oct 2019.

Vancouver:

Bischoff P. Development of a Self Aligned CMOS Process for Flash Lamp Annealed Polycrystalline Silicon TFTs. [Internet] [Masters thesis]. Rochester Institute of Technology; 2017. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/9646.

Council of Science Editors:

Bischoff P. Development of a Self Aligned CMOS Process for Flash Lamp Annealed Polycrystalline Silicon TFTs. [Masters Thesis]. Rochester Institute of Technology; 2017. Available from: https://scholarworks.rit.edu/theses/9646


Rochester Institute of Technology

9. Smaili, Idris H. Design and Simulation of Short Channel Si:HfO2 Ferroelectric Field Effect Transistor (FeFET).

Degree: MS, Microelectronic Engineering, 2014, Rochester Institute of Technology

  Non-volatile memories using ferroelectric capacitors, known as Ferroelectric Random Access Memory (FRAM) have been studied for many years, but they suffer from loss of… (more)

Subjects/Keywords: Depolarization; FeFETs; Ferroelectric; Memory window; Polarization; Si:HfO2

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Smaili, I. H. (2014). Design and Simulation of Short Channel Si:HfO2 Ferroelectric Field Effect Transistor (FeFET). (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/8339

Chicago Manual of Style (16th Edition):

Smaili, Idris H. “Design and Simulation of Short Channel Si:HfO2 Ferroelectric Field Effect Transistor (FeFET).” 2014. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/8339.

MLA Handbook (7th Edition):

Smaili, Idris H. “Design and Simulation of Short Channel Si:HfO2 Ferroelectric Field Effect Transistor (FeFET).” 2014. Web. 13 Oct 2019.

Vancouver:

Smaili IH. Design and Simulation of Short Channel Si:HfO2 Ferroelectric Field Effect Transistor (FeFET). [Internet] [Masters thesis]. Rochester Institute of Technology; 2014. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/8339.

Council of Science Editors:

Smaili IH. Design and Simulation of Short Channel Si:HfO2 Ferroelectric Field Effect Transistor (FeFET). [Masters Thesis]. Rochester Institute of Technology; 2014. Available from: https://scholarworks.rit.edu/theses/8339


Rochester Institute of Technology

10. Maloney, Chris. Compensation of Extreme Ultraviolet Lithography Image Field Edge Effects Through Optical Proximity Correction.

Degree: MS, Microelectronic Engineering, 2014, Rochester Institute of Technology

  For EUVL to be enabled for HVM, the printing of densely spaced die must be allowed. To achieve this requirement, a mitigation strategy to… (more)

Subjects/Keywords: Black border effect; EUV lithography; Field edge effect; Lithography; REMA blade; Reticle

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Maloney, C. (2014). Compensation of Extreme Ultraviolet Lithography Image Field Edge Effects Through Optical Proximity Correction. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/7632

Chicago Manual of Style (16th Edition):

Maloney, Chris. “Compensation of Extreme Ultraviolet Lithography Image Field Edge Effects Through Optical Proximity Correction.” 2014. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/7632.

MLA Handbook (7th Edition):

Maloney, Chris. “Compensation of Extreme Ultraviolet Lithography Image Field Edge Effects Through Optical Proximity Correction.” 2014. Web. 13 Oct 2019.

Vancouver:

Maloney C. Compensation of Extreme Ultraviolet Lithography Image Field Edge Effects Through Optical Proximity Correction. [Internet] [Masters thesis]. Rochester Institute of Technology; 2014. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/7632.

Council of Science Editors:

Maloney C. Compensation of Extreme Ultraviolet Lithography Image Field Edge Effects Through Optical Proximity Correction. [Masters Thesis]. Rochester Institute of Technology; 2014. Available from: https://scholarworks.rit.edu/theses/7632


Rochester Institute of Technology

11. O'Connell, Christopher. An Etching Study for Self-Aligned Double Patterning.

Degree: MS, Microelectronic Engineering, 2018, Rochester Institute of Technology

  A proposed process flow for a complete FinFET etch module is presented as well as experiments to ensure that the target films are etched… (more)

Subjects/Keywords: Dry etching; MERIE; RIE; SADP

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

O'Connell, C. (2018). An Etching Study for Self-Aligned Double Patterning. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/9906

Chicago Manual of Style (16th Edition):

O'Connell, Christopher. “An Etching Study for Self-Aligned Double Patterning.” 2018. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/9906.

MLA Handbook (7th Edition):

O'Connell, Christopher. “An Etching Study for Self-Aligned Double Patterning.” 2018. Web. 13 Oct 2019.

Vancouver:

O'Connell C. An Etching Study for Self-Aligned Double Patterning. [Internet] [Masters thesis]. Rochester Institute of Technology; 2018. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/9906.

Council of Science Editors:

O'Connell C. An Etching Study for Self-Aligned Double Patterning. [Masters Thesis]. Rochester Institute of Technology; 2018. Available from: https://scholarworks.rit.edu/theses/9906


Rochester Institute of Technology

12. Sanchez, Ky-el. Design, Fabrication and Test of a Graphene-Based THz Modulator.

Degree: MS, Microelectronic Engineering, 2019, Rochester Institute of Technology

  One of the most promising approaches to achieve high-speed wireless communication in the terahertz regime is by designing and fabricating devices based on the… (more)

Subjects/Keywords: Graphene plasmonics; Micro-electronic fabrication; THz modulator

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sanchez, K. (2019). Design, Fabrication and Test of a Graphene-Based THz Modulator. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/10095

Chicago Manual of Style (16th Edition):

Sanchez, Ky-el. “Design, Fabrication and Test of a Graphene-Based THz Modulator.” 2019. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/10095.

MLA Handbook (7th Edition):

Sanchez, Ky-el. “Design, Fabrication and Test of a Graphene-Based THz Modulator.” 2019. Web. 13 Oct 2019.

Vancouver:

Sanchez K. Design, Fabrication and Test of a Graphene-Based THz Modulator. [Internet] [Masters thesis]. Rochester Institute of Technology; 2019. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/10095.

Council of Science Editors:

Sanchez K. Design, Fabrication and Test of a Graphene-Based THz Modulator. [Masters Thesis]. Rochester Institute of Technology; 2019. Available from: https://scholarworks.rit.edu/theses/10095


Rochester Institute of Technology

13. Suresh Bharadwaj, Anish. On the Reversible Effects of Bias-Stress Applied to Amorphous Indium-Gallium-Zinc-Oxide Thin Film Transistors.

Degree: MS, Microelectronic Engineering, 2018, Rochester Institute of Technology

  The role of amorphous IGZO (Indium Gallium Zinc Oxide) in Thin Film Transistors (TFT) has found its application in emerging display technologies such as… (more)

Subjects/Keywords: Bias stress; IGZO; TFT

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Suresh Bharadwaj, A. (2018). On the Reversible Effects of Bias-Stress Applied to Amorphous Indium-Gallium-Zinc-Oxide Thin Film Transistors. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/9962

Chicago Manual of Style (16th Edition):

Suresh Bharadwaj, Anish. “On the Reversible Effects of Bias-Stress Applied to Amorphous Indium-Gallium-Zinc-Oxide Thin Film Transistors.” 2018. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/9962.

MLA Handbook (7th Edition):

Suresh Bharadwaj, Anish. “On the Reversible Effects of Bias-Stress Applied to Amorphous Indium-Gallium-Zinc-Oxide Thin Film Transistors.” 2018. Web. 13 Oct 2019.

Vancouver:

Suresh Bharadwaj A. On the Reversible Effects of Bias-Stress Applied to Amorphous Indium-Gallium-Zinc-Oxide Thin Film Transistors. [Internet] [Masters thesis]. Rochester Institute of Technology; 2018. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/9962.

Council of Science Editors:

Suresh Bharadwaj A. On the Reversible Effects of Bias-Stress Applied to Amorphous Indium-Gallium-Zinc-Oxide Thin Film Transistors. [Masters Thesis]. Rochester Institute of Technology; 2018. Available from: https://scholarworks.rit.edu/theses/9962


Rochester Institute of Technology

14. Deenadayalan, Venkatesh. Fabrication of Resistive Thermo-Optic Heaters on Silicon Photonic Integrated Circuits.

Degree: MS, Microelectronic Engineering, 2019, Rochester Institute of Technology

  A reliable process for the fabrication of active heater components on passive silicon photonic integrated circuits is presented in this thesis. The heater components… (more)

Subjects/Keywords: Fabrication; Modulation; Resistive heaters; Silicon photonics; Thermo-optic; Tuning

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Deenadayalan, V. (2019). Fabrication of Resistive Thermo-Optic Heaters on Silicon Photonic Integrated Circuits. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/10155

Chicago Manual of Style (16th Edition):

Deenadayalan, Venkatesh. “Fabrication of Resistive Thermo-Optic Heaters on Silicon Photonic Integrated Circuits.” 2019. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/10155.

MLA Handbook (7th Edition):

Deenadayalan, Venkatesh. “Fabrication of Resistive Thermo-Optic Heaters on Silicon Photonic Integrated Circuits.” 2019. Web. 13 Oct 2019.

Vancouver:

Deenadayalan V. Fabrication of Resistive Thermo-Optic Heaters on Silicon Photonic Integrated Circuits. [Internet] [Masters thesis]. Rochester Institute of Technology; 2019. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/10155.

Council of Science Editors:

Deenadayalan V. Fabrication of Resistive Thermo-Optic Heaters on Silicon Photonic Integrated Circuits. [Masters Thesis]. Rochester Institute of Technology; 2019. Available from: https://scholarworks.rit.edu/theses/10155

15. Powell, Eli P. The Influence of Alternative Electrode Configurations and Process Integration Schemes on IGZO TFT Operation.

Degree: MS, Microelectronic Engineering, 2017, Rochester Institute of Technology

  Amorphous oxide semiconductors (AOS) have been extensively studied for their application in thin-film electronics; an area which is currently dominated by hydrogenated amorphous silicon… (more)

Subjects/Keywords: Amorphous oxide semiconductor; IGZO modelling; IGZO TFT; Indium gallium zinc oxide; Process integration; Thin film transistors

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Powell, E. P. (2017). The Influence of Alternative Electrode Configurations and Process Integration Schemes on IGZO TFT Operation. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/9515

Chicago Manual of Style (16th Edition):

Powell, Eli P. “The Influence of Alternative Electrode Configurations and Process Integration Schemes on IGZO TFT Operation.” 2017. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/9515.

MLA Handbook (7th Edition):

Powell, Eli P. “The Influence of Alternative Electrode Configurations and Process Integration Schemes on IGZO TFT Operation.” 2017. Web. 13 Oct 2019.

Vancouver:

Powell EP. The Influence of Alternative Electrode Configurations and Process Integration Schemes on IGZO TFT Operation. [Internet] [Masters thesis]. Rochester Institute of Technology; 2017. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/9515.

Council of Science Editors:

Powell EP. The Influence of Alternative Electrode Configurations and Process Integration Schemes on IGZO TFT Operation. [Masters Thesis]. Rochester Institute of Technology; 2017. Available from: https://scholarworks.rit.edu/theses/9515

16. Lakshminarayanamurthy, Sanjna. Fabrication of Silicon Photonic devices using i-line Lithography.

Degree: MS, Microelectronic Engineering, 2017, Rochester Institute of Technology

  Silicon Photonics is a promising new technology for realizing efficient, high performance interconnects. There is a growing need for educating future engineers on how… (more)

Subjects/Keywords: Education; Fabrication; Photonics; Silicon etch; Testing; Waveguides

…Fabrication Laboratory (SMFL), Rochester Institute of Technology where students go through… 

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lakshminarayanamurthy, S. (2017). Fabrication of Silicon Photonic devices using i-line Lithography. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/9520

Chicago Manual of Style (16th Edition):

Lakshminarayanamurthy, Sanjna. “Fabrication of Silicon Photonic devices using i-line Lithography.” 2017. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/9520.

MLA Handbook (7th Edition):

Lakshminarayanamurthy, Sanjna. “Fabrication of Silicon Photonic devices using i-line Lithography.” 2017. Web. 13 Oct 2019.

Vancouver:

Lakshminarayanamurthy S. Fabrication of Silicon Photonic devices using i-line Lithography. [Internet] [Masters thesis]. Rochester Institute of Technology; 2017. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/9520.

Council of Science Editors:

Lakshminarayanamurthy S. Fabrication of Silicon Photonic devices using i-line Lithography. [Masters Thesis]. Rochester Institute of Technology; 2017. Available from: https://scholarworks.rit.edu/theses/9520

17. Ganesh, Prashant. Investigation of Thermal Stress Degradation in Indium-Gallium-Zinc-Oxide TFTs.

Degree: MS, Microelectronic Engineering, 2017, Rochester Institute of Technology

  The performance of IGZO TFTs has improved significantly in recent years, however device stability still remains a significant issue. Thermal stability of IGZO TFTs… (more)

Subjects/Keywords: None provided

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ganesh, P. (2017). Investigation of Thermal Stress Degradation in Indium-Gallium-Zinc-Oxide TFTs. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/9641

Chicago Manual of Style (16th Edition):

Ganesh, Prashant. “Investigation of Thermal Stress Degradation in Indium-Gallium-Zinc-Oxide TFTs.” 2017. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/9641.

MLA Handbook (7th Edition):

Ganesh, Prashant. “Investigation of Thermal Stress Degradation in Indium-Gallium-Zinc-Oxide TFTs.” 2017. Web. 13 Oct 2019.

Vancouver:

Ganesh P. Investigation of Thermal Stress Degradation in Indium-Gallium-Zinc-Oxide TFTs. [Internet] [Masters thesis]. Rochester Institute of Technology; 2017. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/9641.

Council of Science Editors:

Ganesh P. Investigation of Thermal Stress Degradation in Indium-Gallium-Zinc-Oxide TFTs. [Masters Thesis]. Rochester Institute of Technology; 2017. Available from: https://scholarworks.rit.edu/theses/9641

18. Aithal, Anusha. Wireless Sensor Platform for Pulse Oximetry.

Degree: MS, Microelectronic Engineering, 2015, Rochester Institute of Technology

  Pulse rate and oxygen saturation are two important clinical measurements that indicate the state of a person’s essential body functions. Oxygen saturation is the… (more)

Subjects/Keywords: MEMS sensor; Pulse oximetry; Wireless platform

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Aithal, A. (2015). Wireless Sensor Platform for Pulse Oximetry. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/8901

Chicago Manual of Style (16th Edition):

Aithal, Anusha. “Wireless Sensor Platform for Pulse Oximetry.” 2015. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/8901.

MLA Handbook (7th Edition):

Aithal, Anusha. “Wireless Sensor Platform for Pulse Oximetry.” 2015. Web. 13 Oct 2019.

Vancouver:

Aithal A. Wireless Sensor Platform for Pulse Oximetry. [Internet] [Masters thesis]. Rochester Institute of Technology; 2015. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/8901.

Council of Science Editors:

Aithal A. Wireless Sensor Platform for Pulse Oximetry. [Masters Thesis]. Rochester Institute of Technology; 2015. Available from: https://scholarworks.rit.edu/theses/8901

19. Jorgensen, Evan Kjell. Design of VCOs in Deep Sub-micron Technologies.

Degree: MS, Electrical Engineering, 2015, Rochester Institute of Technology

  This work will present a more accurate frequency prediction model for single-ended ring oscillators (ROs), a case-study comparing different ROs, and a design method… (more)

Subjects/Keywords: Analog design; Design methodology; LCVCO; Ring oscillator; VCO

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Jorgensen, E. K. (2015). Design of VCOs in Deep Sub-micron Technologies. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/8623

Chicago Manual of Style (16th Edition):

Jorgensen, Evan Kjell. “Design of VCOs in Deep Sub-micron Technologies.” 2015. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/8623.

MLA Handbook (7th Edition):

Jorgensen, Evan Kjell. “Design of VCOs in Deep Sub-micron Technologies.” 2015. Web. 13 Oct 2019.

Vancouver:

Jorgensen EK. Design of VCOs in Deep Sub-micron Technologies. [Internet] [Masters thesis]. Rochester Institute of Technology; 2015. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/8623.

Council of Science Editors:

Jorgensen EK. Design of VCOs in Deep Sub-micron Technologies. [Masters Thesis]. Rochester Institute of Technology; 2015. Available from: https://scholarworks.rit.edu/theses/8623


Rochester Institute of Technology

20. Lemmond, Theodore. Four input nor gate array for EMCR210.

Degree: MS, Electrical Engineering, 1987, Rochester Institute of Technology

  At the Rochester Institute of Technology, a freshmen laboratory project, utilizing a NOR logic array and the existing PMOS process, has been successfully incorporated… (more)

Subjects/Keywords: Integrated circuits – Design and construction; Digital integrated circuits – Design and construction; Electronic circuits – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lemmond, T. (1987). Four input nor gate array for EMCR210. (Masters Thesis). Rochester Institute of Technology. Retrieved from https://scholarworks.rit.edu/theses/885

Chicago Manual of Style (16th Edition):

Lemmond, Theodore. “Four input nor gate array for EMCR210.” 1987. Masters Thesis, Rochester Institute of Technology. Accessed October 13, 2019. https://scholarworks.rit.edu/theses/885.

MLA Handbook (7th Edition):

Lemmond, Theodore. “Four input nor gate array for EMCR210.” 1987. Web. 13 Oct 2019.

Vancouver:

Lemmond T. Four input nor gate array for EMCR210. [Internet] [Masters thesis]. Rochester Institute of Technology; 1987. [cited 2019 Oct 13]. Available from: https://scholarworks.rit.edu/theses/885.

Council of Science Editors:

Lemmond T. Four input nor gate array for EMCR210. [Masters Thesis]. Rochester Institute of Technology; 1987. Available from: https://scholarworks.rit.edu/theses/885

.