Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for +publisher:"Oregon State University" +contributor:("Temes, Gabor C."). Showing records 1 – 30 of 50 total matches.

[1] [2]

Search Limiters

Last 2 Years | English Only

Degrees

Levels

▼ Search Limiters


Oregon State University

1. Yu, Wenhuan. Design techniques for low power ADCs.

Degree: PhD, Electrical and Computer Engineering, 2010, Oregon State University

 This dissertation presents an incremental analog-to-digital converter (ADC) with digital digital-to-analog converter (DAC) mismatch correction. A theoretical time-domain analysis technique was developed to predict the… (more)

Subjects/Keywords: data converter; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yu, W. (2010). Design techniques for low power ADCs. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/14316

Chicago Manual of Style (16th Edition):

Yu, Wenhuan. “Design techniques for low power ADCs.” 2010. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/14316.

MLA Handbook (7th Edition):

Yu, Wenhuan. “Design techniques for low power ADCs.” 2010. Web. 22 Nov 2019.

Vancouver:

Yu W. Design techniques for low power ADCs. [Internet] [Doctoral dissertation]. Oregon State University; 2010. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/14316.

Council of Science Editors:

Yu W. Design techniques for low power ADCs. [Doctoral Dissertation]. Oregon State University; 2010. Available from: http://hdl.handle.net/1957/14316


Oregon State University

2. Gubbins, David Patrick. Continuous time input pipeline ADCs.

Degree: PhD, Electrical and Computer Engineering, 2008, Oregon State University

 Analog-to-digital converters (ADCs) convert analog continuous time signals into discrete time, digital format. One precondition that must be met for conventional nyquist rate ADCs is… (more)

Subjects/Keywords: analog; Pipelined ADCs  – Design and construction  – Mathematical models

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Gubbins, D. P. (2008). Continuous time input pipeline ADCs. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/10160

Chicago Manual of Style (16th Edition):

Gubbins, David Patrick. “Continuous time input pipeline ADCs.” 2008. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/10160.

MLA Handbook (7th Edition):

Gubbins, David Patrick. “Continuous time input pipeline ADCs.” 2008. Web. 22 Nov 2019.

Vancouver:

Gubbins DP. Continuous time input pipeline ADCs. [Internet] [Doctoral dissertation]. Oregon State University; 2008. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/10160.

Council of Science Editors:

Gubbins DP. Continuous time input pipeline ADCs. [Doctoral Dissertation]. Oregon State University; 2008. Available from: http://hdl.handle.net/1957/10160


Oregon State University

3. Gande, Manideep. Design techniques for time based data converters.

Degree: PhD, Electrical and Computer Engineering, 2013, Oregon State University

 Modern day CMOS processes are characterized by voltage scaling and geometry scaling. Geometry scaling helps reduce gate delays, thereby aiding in the design of data… (more)

Subjects/Keywords: Time based data converters; Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Gande, M. (2013). Design techniques for time based data converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/39773

Chicago Manual of Style (16th Edition):

Gande, Manideep. “Design techniques for time based data converters.” 2013. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/39773.

MLA Handbook (7th Edition):

Gande, Manideep. “Design techniques for time based data converters.” 2013. Web. 22 Nov 2019.

Vancouver:

Gande M. Design techniques for time based data converters. [Internet] [Doctoral dissertation]. Oregon State University; 2013. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/39773.

Council of Science Editors:

Gande M. Design techniques for time based data converters. [Doctoral Dissertation]. Oregon State University; 2013. Available from: http://hdl.handle.net/1957/39773


Oregon State University

4. Lee, Kyehyung. High efficiency delta-sigma modulation data converters.

Degree: PhD, Electrical and Computer Engineering, 2008, Oregon State University

 Enabled by continued device scaling in CMOS technology, more and more functions that were previously realized in separate chips are getting integrated on a single… (more)

Subjects/Keywords: delta-sigma modulation; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lee, K. (2008). High efficiency delta-sigma modulation data converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/8457

Chicago Manual of Style (16th Edition):

Lee, Kyehyung. “High efficiency delta-sigma modulation data converters.” 2008. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/8457.

MLA Handbook (7th Edition):

Lee, Kyehyung. “High efficiency delta-sigma modulation data converters.” 2008. Web. 22 Nov 2019.

Vancouver:

Lee K. High efficiency delta-sigma modulation data converters. [Internet] [Doctoral dissertation]. Oregon State University; 2008. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/8457.

Council of Science Editors:

Lee K. High efficiency delta-sigma modulation data converters. [Doctoral Dissertation]. Oregon State University; 2008. Available from: http://hdl.handle.net/1957/8457


Oregon State University

5. Meng, Xin. Wideband discrete-time delta-sigma analog-to-digital converters with shifted loop delays.

Degree: PhD, Electrical and Computer Engineering, 2015, Oregon State University

 Low-distortion architecture is widely used in wideband discrete-time switched-capacitor delta-sigma ADC design. However, it suffers from the power-hungry active adder and critical timing for quantization… (more)

Subjects/Keywords: ADC; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Meng, X. (2015). Wideband discrete-time delta-sigma analog-to-digital converters with shifted loop delays. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/55892

Chicago Manual of Style (16th Edition):

Meng, Xin. “Wideband discrete-time delta-sigma analog-to-digital converters with shifted loop delays.” 2015. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/55892.

MLA Handbook (7th Edition):

Meng, Xin. “Wideband discrete-time delta-sigma analog-to-digital converters with shifted loop delays.” 2015. Web. 22 Nov 2019.

Vancouver:

Meng X. Wideband discrete-time delta-sigma analog-to-digital converters with shifted loop delays. [Internet] [Doctoral dissertation]. Oregon State University; 2015. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/55892.

Council of Science Editors:

Meng X. Wideband discrete-time delta-sigma analog-to-digital converters with shifted loop delays. [Doctoral Dissertation]. Oregon State University; 2015. Available from: http://hdl.handle.net/1957/55892


Oregon State University

6. Wang, Tao. Low-power high-resolution delta-sigma ADC design techniques.

Degree: PhD, Electrical and Computer Engineering, 2012, Oregon State University

 This dissertation presents a low-power high-resolution delta-sigma ADC. Two new architectural design techniques are proposed to reduce the power dissipation of the ADC. Compared to… (more)

Subjects/Keywords: ADC; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wang, T. (2012). Low-power high-resolution delta-sigma ADC design techniques. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/29740

Chicago Manual of Style (16th Edition):

Wang, Tao. “Low-power high-resolution delta-sigma ADC design techniques.” 2012. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/29740.

MLA Handbook (7th Edition):

Wang, Tao. “Low-power high-resolution delta-sigma ADC design techniques.” 2012. Web. 22 Nov 2019.

Vancouver:

Wang T. Low-power high-resolution delta-sigma ADC design techniques. [Internet] [Doctoral dissertation]. Oregon State University; 2012. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/29740.

Council of Science Editors:

Wang T. Low-power high-resolution delta-sigma ADC design techniques. [Doctoral Dissertation]. Oregon State University; 2012. Available from: http://hdl.handle.net/1957/29740


Oregon State University

7. Kuo, Ming-Hung. Low-power high-linearity digital-to-analog converters.

Degree: MS, Electrical and Computer Engineering, 2012, Oregon State University

 In this thesis work, a design of 14-bit, 20MS/s segmented digital-to-analog converter (DAC) is presented. The segmented DAC uses switched-capacitor configuration to implement 8 (LSB)… (more)

Subjects/Keywords: DAC; Digital-to-analog converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Kuo, M. (2012). Low-power high-linearity digital-to-analog converters. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/28313

Chicago Manual of Style (16th Edition):

Kuo, Ming-Hung. “Low-power high-linearity digital-to-analog converters.” 2012. Masters Thesis, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/28313.

MLA Handbook (7th Edition):

Kuo, Ming-Hung. “Low-power high-linearity digital-to-analog converters.” 2012. Web. 22 Nov 2019.

Vancouver:

Kuo M. Low-power high-linearity digital-to-analog converters. [Internet] [Masters thesis]. Oregon State University; 2012. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/28313.

Council of Science Editors:

Kuo M. Low-power high-linearity digital-to-analog converters. [Masters Thesis]. Oregon State University; 2012. Available from: http://hdl.handle.net/1957/28313


Oregon State University

8. Ma, Chao. Energy-efficient clock generation for communication and computing systems using injection locking.

Degree: MS, Electrical and Computer Engineering, 2012, Oregon State University

 The design of high-performance, high-speed clock generation and distribution becomes challenging in terms of phase noise, jitter and power consumption, due to the fast development… (more)

Subjects/Keywords: Clock generation; Injection-locked ring oscillators; Integrated circuits

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ma, C. (2012). Energy-efficient clock generation for communication and computing systems using injection locking. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/33929

Chicago Manual of Style (16th Edition):

Ma, Chao. “Energy-efficient clock generation for communication and computing systems using injection locking.” 2012. Masters Thesis, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/33929.

MLA Handbook (7th Edition):

Ma, Chao. “Energy-efficient clock generation for communication and computing systems using injection locking.” 2012. Web. 22 Nov 2019.

Vancouver:

Ma C. Energy-efficient clock generation for communication and computing systems using injection locking. [Internet] [Masters thesis]. Oregon State University; 2012. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/33929.

Council of Science Editors:

Ma C. Energy-efficient clock generation for communication and computing systems using injection locking. [Masters Thesis]. Oregon State University; 2012. Available from: http://hdl.handle.net/1957/33929


Oregon State University

9. Nishida, Yoshio. Improved design techniques for analog and mixed circuits.

Degree: PhD, Electrical and Computer Engineering, 2008, Oregon State University

 Although the digital revolution can realize many of past analog components in the digital forms, our world is surrounded with analog signals such as voice,… (more)

Subjects/Keywords: analog; Analog-to-digital converters  – Design

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Nishida, Y. (2008). Improved design techniques for analog and mixed circuits. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/7985

Chicago Manual of Style (16th Edition):

Nishida, Yoshio. “Improved design techniques for analog and mixed circuits.” 2008. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/7985.

MLA Handbook (7th Edition):

Nishida, Yoshio. “Improved design techniques for analog and mixed circuits.” 2008. Web. 22 Nov 2019.

Vancouver:

Nishida Y. Improved design techniques for analog and mixed circuits. [Internet] [Doctoral dissertation]. Oregon State University; 2008. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/7985.

Council of Science Editors:

Nishida Y. Improved design techniques for analog and mixed circuits. [Doctoral Dissertation]. Oregon State University; 2008. Available from: http://hdl.handle.net/1957/7985


Oregon State University

10. Wang, Yan. Design techniques for wideband low-power Delta-Sigma analog-to-digital converters.

Degree: PhD, Electrical and Computer Engineering, 2009, Oregon State University

 Delta-Sigma (ΔΣ) analog-to-digital converters (ADCs) are traditionally used in high quality audio systems, instrumentation and measurement (I&M) and biomedical devices. With the continued downscaling of… (more)

Subjects/Keywords: wideband; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wang, Y. (2009). Design techniques for wideband low-power Delta-Sigma analog-to-digital converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/13664

Chicago Manual of Style (16th Edition):

Wang, Yan. “Design techniques for wideband low-power Delta-Sigma analog-to-digital converters.” 2009. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/13664.

MLA Handbook (7th Edition):

Wang, Yan. “Design techniques for wideband low-power Delta-Sigma analog-to-digital converters.” 2009. Web. 22 Nov 2019.

Vancouver:

Wang Y. Design techniques for wideband low-power Delta-Sigma analog-to-digital converters. [Internet] [Doctoral dissertation]. Oregon State University; 2009. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/13664.

Council of Science Editors:

Wang Y. Design techniques for wideband low-power Delta-Sigma analog-to-digital converters. [Doctoral Dissertation]. Oregon State University; 2009. Available from: http://hdl.handle.net/1957/13664


Oregon State University

11. Shen, Weilun. Low-power double-sampled delta-sigma modulator for broadband applications.

Degree: PhD, Electrical and Computer Engineering, 2010, Oregon State University

 High speed and high resolution analog-to-digital converter is a key building block for broadband wireless communications, high definition video applications, medical images and so on.… (more)

Subjects/Keywords: Analog-to-Digital Converter; Modulators (Electronics)

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Shen, W. (2010). Low-power double-sampled delta-sigma modulator for broadband applications. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/17568

Chicago Manual of Style (16th Edition):

Shen, Weilun. “Low-power double-sampled delta-sigma modulator for broadband applications.” 2010. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/17568.

MLA Handbook (7th Edition):

Shen, Weilun. “Low-power double-sampled delta-sigma modulator for broadband applications.” 2010. Web. 22 Nov 2019.

Vancouver:

Shen W. Low-power double-sampled delta-sigma modulator for broadband applications. [Internet] [Doctoral dissertation]. Oregon State University; 2010. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/17568.

Council of Science Editors:

Shen W. Low-power double-sampled delta-sigma modulator for broadband applications. [Doctoral Dissertation]. Oregon State University; 2010. Available from: http://hdl.handle.net/1957/17568


Oregon State University

12. Rajaee, Omid. Design of low OSR, high precision analog-to-digital converters.

Degree: PhD, Electrical and Computer Engineering, 2010, Oregon State University

 Advances in electronic systems have lead to the demand for high resolution, high bandwidth Analog-to-Digital Converters (ADCs). Oversampled ADCs are well- known for high accuracy… (more)

Subjects/Keywords: Oversampled ADC; Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Rajaee, O. (2010). Design of low OSR, high precision analog-to-digital converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/19654

Chicago Manual of Style (16th Edition):

Rajaee, Omid. “Design of low OSR, high precision analog-to-digital converters.” 2010. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/19654.

MLA Handbook (7th Edition):

Rajaee, Omid. “Design of low OSR, high precision analog-to-digital converters.” 2010. Web. 22 Nov 2019.

Vancouver:

Rajaee O. Design of low OSR, high precision analog-to-digital converters. [Internet] [Doctoral dissertation]. Oregon State University; 2010. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/19654.

Council of Science Editors:

Rajaee O. Design of low OSR, high precision analog-to-digital converters. [Doctoral Dissertation]. Oregon State University; 2010. Available from: http://hdl.handle.net/1957/19654


Oregon State University

13. Tong, Tao. Design techniques for successive approximation register analog-to-digital converters.

Degree: MS, Electrical and Computer Engineering, 2011, Oregon State University

 Successive approximation register analog-to-digital converters (SAR ADCs) have been widely used for medium-speed, medium-resolution applications due to their excellent power efficiency and digital compatibility. Recently,… (more)

Subjects/Keywords: analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tong, T. (2011). Design techniques for successive approximation register analog-to-digital converters. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/22662

Chicago Manual of Style (16th Edition):

Tong, Tao. “Design techniques for successive approximation register analog-to-digital converters.” 2011. Masters Thesis, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/22662.

MLA Handbook (7th Edition):

Tong, Tao. “Design techniques for successive approximation register analog-to-digital converters.” 2011. Web. 22 Nov 2019.

Vancouver:

Tong T. Design techniques for successive approximation register analog-to-digital converters. [Internet] [Masters thesis]. Oregon State University; 2011. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/22662.

Council of Science Editors:

Tong T. Design techniques for successive approximation register analog-to-digital converters. [Masters Thesis]. Oregon State University; 2011. Available from: http://hdl.handle.net/1957/22662


Oregon State University

14. Oh, Taehwan. Power efficient analog-to-digital converters using both voltage and time domain information.

Degree: PhD, Electrical and Computer Engineering, 2013, Oregon State University

 As advanced wired and wireless communication systems attempt to achieve higher performance, the demand for high resolution and wide signal bandwidth in their associated ADCs… (more)

Subjects/Keywords: Delta-sigma; Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Oh, T. (2013). Power efficient analog-to-digital converters using both voltage and time domain information. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/39042

Chicago Manual of Style (16th Edition):

Oh, Taehwan. “Power efficient analog-to-digital converters using both voltage and time domain information.” 2013. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/39042.

MLA Handbook (7th Edition):

Oh, Taehwan. “Power efficient analog-to-digital converters using both voltage and time domain information.” 2013. Web. 22 Nov 2019.

Vancouver:

Oh T. Power efficient analog-to-digital converters using both voltage and time domain information. [Internet] [Doctoral dissertation]. Oregon State University; 2013. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/39042.

Council of Science Editors:

Oh T. Power efficient analog-to-digital converters using both voltage and time domain information. [Doctoral Dissertation]. Oregon State University; 2013. Available from: http://hdl.handle.net/1957/39042

15. Li, Wei. Low-power successive approximation analog to digital converter with digital calibration.

Degree: PhD, Electrical and Computer Engineering, 2014, Oregon State University

 IC designers are continuously facing the challenges from reduced CMOS feature sizes and supply voltages. ADCs that deliver satisfactory resolutions/speeds while utilizing the state-of-the-art technologies… (more)

Subjects/Keywords: ADC; Successive approximation analog-to-digital converters  – Calibration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Li, W. (2014). Low-power successive approximation analog to digital converter with digital calibration. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/46788

Chicago Manual of Style (16th Edition):

Li, Wei. “Low-power successive approximation analog to digital converter with digital calibration.” 2014. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/46788.

MLA Handbook (7th Edition):

Li, Wei. “Low-power successive approximation analog to digital converter with digital calibration.” 2014. Web. 22 Nov 2019.

Vancouver:

Li W. Low-power successive approximation analog to digital converter with digital calibration. [Internet] [Doctoral dissertation]. Oregon State University; 2014. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/46788.

Council of Science Editors:

Li W. Low-power successive approximation analog to digital converter with digital calibration. [Doctoral Dissertation]. Oregon State University; 2014. Available from: http://hdl.handle.net/1957/46788


Oregon State University

16. Lee, Ho-Young. Power-efficient two-step pipelined analog-to-digital conversion.

Degree: PhD, Electrical and Computer Engineering, 2011, Oregon State University

 Hand-held devices are among the most successful consumer electronics in modern society. Behind these successful devices, lies a key analog design technique that involves high-performance… (more)

Subjects/Keywords: ADC; Pipelined ADCs  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lee, H. (2011). Power-efficient two-step pipelined analog-to-digital conversion. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/26075

Chicago Manual of Style (16th Edition):

Lee, Ho-Young. “Power-efficient two-step pipelined analog-to-digital conversion.” 2011. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/26075.

MLA Handbook (7th Edition):

Lee, Ho-Young. “Power-efficient two-step pipelined analog-to-digital conversion.” 2011. Web. 22 Nov 2019.

Vancouver:

Lee H. Power-efficient two-step pipelined analog-to-digital conversion. [Internet] [Doctoral dissertation]. Oregon State University; 2011. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/26075.

Council of Science Editors:

Lee H. Power-efficient two-step pipelined analog-to-digital conversion. [Doctoral Dissertation]. Oregon State University; 2011. Available from: http://hdl.handle.net/1957/26075

17. Miller, Brian A. A DC-DC converter architecture for low-power, high-resistance thermoelectric generators for use in body-powered designs.

Degree: MS, Electrical and Computer Engineering, 2013, Oregon State University

 This thesis presents a low power DC-DC converter suitable for harvesting energy from high impedance thermoelectric generators (TEGs) for the use in body powered electronics.… (more)

Subjects/Keywords: DC-to-DC converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Miller, B. A. (2013). A DC-DC converter architecture for low-power, high-resistance thermoelectric generators for use in body-powered designs. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/37393

Chicago Manual of Style (16th Edition):

Miller, Brian A. “A DC-DC converter architecture for low-power, high-resistance thermoelectric generators for use in body-powered designs.” 2013. Masters Thesis, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/37393.

MLA Handbook (7th Edition):

Miller, Brian A. “A DC-DC converter architecture for low-power, high-resistance thermoelectric generators for use in body-powered designs.” 2013. Web. 22 Nov 2019.

Vancouver:

Miller BA. A DC-DC converter architecture for low-power, high-resistance thermoelectric generators for use in body-powered designs. [Internet] [Masters thesis]. Oregon State University; 2013. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/37393.

Council of Science Editors:

Miller BA. A DC-DC converter architecture for low-power, high-resistance thermoelectric generators for use in body-powered designs. [Masters Thesis]. Oregon State University; 2013. Available from: http://hdl.handle.net/1957/37393

18. Cao, Jinzhou. Linearity enhancement techniques for data converters.

Degree: PhD, Electrical and Computer Engineering, 2015, Oregon State University

 Data converters are essential interface circuits between the analog world that people live in and the digital processors that people live with. Linearity, which often… (more)

Subjects/Keywords: data converter; Analog-to-digital converters  – Calibration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Cao, J. (2015). Linearity enhancement techniques for data converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/55404

Chicago Manual of Style (16th Edition):

Cao, Jinzhou. “Linearity enhancement techniques for data converters.” 2015. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/55404.

MLA Handbook (7th Edition):

Cao, Jinzhou. “Linearity enhancement techniques for data converters.” 2015. Web. 22 Nov 2019.

Vancouver:

Cao J. Linearity enhancement techniques for data converters. [Internet] [Doctoral dissertation]. Oregon State University; 2015. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/55404.

Council of Science Editors:

Cao J. Linearity enhancement techniques for data converters. [Doctoral Dissertation]. Oregon State University; 2015. Available from: http://hdl.handle.net/1957/55404

19. Lin, Jiaming. Design techniques for low power high speed successive approximation analog-to-digital converters.

Degree: PhD, Electrical and Computer Engineering, 2013, Oregon State University

 This dissertation presents two high-speed pipeline successive approximation analog-to-digital converters (SAR ADCs). Capacitive DACs and resistive DACs are utilized in these two pipeline SAR ADCs,… (more)

Subjects/Keywords: successive approximation ADC; Successive approximation analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lin, J. (2013). Design techniques for low power high speed successive approximation analog-to-digital converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/40996

Chicago Manual of Style (16th Edition):

Lin, Jiaming. “Design techniques for low power high speed successive approximation analog-to-digital converters.” 2013. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/40996.

MLA Handbook (7th Edition):

Lin, Jiaming. “Design techniques for low power high speed successive approximation analog-to-digital converters.” 2013. Web. 22 Nov 2019.

Vancouver:

Lin J. Design techniques for low power high speed successive approximation analog-to-digital converters. [Internet] [Doctoral dissertation]. Oregon State University; 2013. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/40996.

Council of Science Editors:

Lin J. Design techniques for low power high speed successive approximation analog-to-digital converters. [Doctoral Dissertation]. Oregon State University; 2013. Available from: http://hdl.handle.net/1957/40996


Oregon State University

20. Teng, Angela. Process segmentation and modelling applied to time series featuring the response of biological materials to toxic agents.

Degree: MS, Electrical and Computer Engineering, 2004, Oregon State University

 The detection of biological and chemical toxins has become one of the main concerns in environmental and military fields. In this framework, the department of… (more)

Subjects/Keywords: Biosensors  – Computer programs

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Teng, A. (2004). Process segmentation and modelling applied to time series featuring the response of biological materials to toxic agents. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/11520

Chicago Manual of Style (16th Edition):

Teng, Angela. “Process segmentation and modelling applied to time series featuring the response of biological materials to toxic agents.” 2004. Masters Thesis, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/11520.

MLA Handbook (7th Edition):

Teng, Angela. “Process segmentation and modelling applied to time series featuring the response of biological materials to toxic agents.” 2004. Web. 22 Nov 2019.

Vancouver:

Teng A. Process segmentation and modelling applied to time series featuring the response of biological materials to toxic agents. [Internet] [Masters thesis]. Oregon State University; 2004. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/11520.

Council of Science Editors:

Teng A. Process segmentation and modelling applied to time series featuring the response of biological materials to toxic agents. [Masters Thesis]. Oregon State University; 2004. Available from: http://hdl.handle.net/1957/11520


Oregon State University

21. Ma, Mengzhe. Design of high efficiency step-down switched capacitor DC/DC converter.

Degree: MS, Electrical and Computer Engineering, 2003, Oregon State University

 Recently, switched capacitor DC/DC converters are extensively used in portable electronic devices because they feature many advantages, such as high efficiency, small package, low quiescent… (more)

Subjects/Keywords: DC-to-DC converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ma, M. (2003). Design of high efficiency step-down switched capacitor DC/DC converter. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/30904

Chicago Manual of Style (16th Edition):

Ma, Mengzhe. “Design of high efficiency step-down switched capacitor DC/DC converter.” 2003. Masters Thesis, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/30904.

MLA Handbook (7th Edition):

Ma, Mengzhe. “Design of high efficiency step-down switched capacitor DC/DC converter.” 2003. Web. 22 Nov 2019.

Vancouver:

Ma M. Design of high efficiency step-down switched capacitor DC/DC converter. [Internet] [Masters thesis]. Oregon State University; 2003. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/30904.

Council of Science Editors:

Ma M. Design of high efficiency step-down switched capacitor DC/DC converter. [Masters Thesis]. Oregon State University; 2003. Available from: http://hdl.handle.net/1957/30904


Oregon State University

22. Rengachari, Thirumalai. A 10 bit algorithmic A/D converter for a biosensor.

Degree: MS, Computer Science, 2004, Oregon State University

 This thesis presents a novel algorithmic A/D converter to be used in a biosensor. The converter is capable of a conversion rate of 1.5 bits/phase… (more)

Subjects/Keywords: Analog-to-digital converters  – Mathematical models

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Rengachari, T. (2004). A 10 bit algorithmic A/D converter for a biosensor. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/28871

Chicago Manual of Style (16th Edition):

Rengachari, Thirumalai. “A 10 bit algorithmic A/D converter for a biosensor.” 2004. Masters Thesis, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/28871.

MLA Handbook (7th Edition):

Rengachari, Thirumalai. “A 10 bit algorithmic A/D converter for a biosensor.” 2004. Web. 22 Nov 2019.

Vancouver:

Rengachari T. A 10 bit algorithmic A/D converter for a biosensor. [Internet] [Masters thesis]. Oregon State University; 2004. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/28871.

Council of Science Editors:

Rengachari T. A 10 bit algorithmic A/D converter for a biosensor. [Masters Thesis]. Oregon State University; 2004. Available from: http://hdl.handle.net/1957/28871


Oregon State University

23. Wu, Lei. Low-voltage pipeline A/D converter.

Degree: MS, Electrical and Computer Engineering, 1999, Oregon State University

 Continuous process scale-down and emerging markets for low-power/low-voltage mobile systems call for low-voltage analog integrated circuits. Switched-capacitor (SC) circuits are the building blocks for analog… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wu, L. (1999). Low-voltage pipeline A/D converter. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/33270

Chicago Manual of Style (16th Edition):

Wu, Lei. “Low-voltage pipeline A/D converter.” 1999. Masters Thesis, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/33270.

MLA Handbook (7th Edition):

Wu, Lei. “Low-voltage pipeline A/D converter.” 1999. Web. 22 Nov 2019.

Vancouver:

Wu L. Low-voltage pipeline A/D converter. [Internet] [Masters thesis]. Oregon State University; 1999. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/33270.

Council of Science Editors:

Wu L. Low-voltage pipeline A/D converter. [Masters Thesis]. Oregon State University; 1999. Available from: http://hdl.handle.net/1957/33270


Oregon State University

24. Yang, Yaohua, 1969-. Effects and compensation of the analog integrator nonidealities in dual-quantization delta-sigma modulators.

Degree: MS, Electrical and Computer Engineering, 1993, Oregon State University

Subjects/Keywords: Modulators (Electronics)

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yang, Yaohua, 1. (1993). Effects and compensation of the analog integrator nonidealities in dual-quantization delta-sigma modulators. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/36354

Chicago Manual of Style (16th Edition):

Yang, Yaohua, 1969-. “Effects and compensation of the analog integrator nonidealities in dual-quantization delta-sigma modulators.” 1993. Masters Thesis, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/36354.

MLA Handbook (7th Edition):

Yang, Yaohua, 1969-. “Effects and compensation of the analog integrator nonidealities in dual-quantization delta-sigma modulators.” 1993. Web. 22 Nov 2019.

Vancouver:

Yang, Yaohua 1. Effects and compensation of the analog integrator nonidealities in dual-quantization delta-sigma modulators. [Internet] [Masters thesis]. Oregon State University; 1993. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/36354.

Council of Science Editors:

Yang, Yaohua 1. Effects and compensation of the analog integrator nonidealities in dual-quantization delta-sigma modulators. [Masters Thesis]. Oregon State University; 1993. Available from: http://hdl.handle.net/1957/36354


Oregon State University

25. Sharma, Vivek. Generalized radix design techniques for low-power, low voltage pipelined and cyclic analog-digital converters.

Degree: MS, Electrical and Computer Engineering, 2004, Oregon State University

 This thesis proposes a novel technique for the design of pipelined and cyclic ADCs utilizing generalized radix gain stages. Several models have been proposed for… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Sharma, V. (2004). Generalized radix design techniques for low-power, low voltage pipelined and cyclic analog-digital converters. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/10218

Chicago Manual of Style (16th Edition):

Sharma, Vivek. “Generalized radix design techniques for low-power, low voltage pipelined and cyclic analog-digital converters.” 2004. Masters Thesis, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/10218.

MLA Handbook (7th Edition):

Sharma, Vivek. “Generalized radix design techniques for low-power, low voltage pipelined and cyclic analog-digital converters.” 2004. Web. 22 Nov 2019.

Vancouver:

Sharma V. Generalized radix design techniques for low-power, low voltage pipelined and cyclic analog-digital converters. [Internet] [Masters thesis]. Oregon State University; 2004. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/10218.

Council of Science Editors:

Sharma V. Generalized radix design techniques for low-power, low voltage pipelined and cyclic analog-digital converters. [Masters Thesis]. Oregon State University; 2004. Available from: http://hdl.handle.net/1957/10218


Oregon State University

26. da Silva, Jose Barreiro. High-performance delta-sigma analog-to-digital converters.

Degree: PhD, Electrical and Computer Engineering, 2004, Oregon State University

Subjects/Keywords: Analog-to-digital converters  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

da Silva, J. B. (2004). High-performance delta-sigma analog-to-digital converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/29846

Chicago Manual of Style (16th Edition):

da Silva, Jose Barreiro. “High-performance delta-sigma analog-to-digital converters.” 2004. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/29846.

MLA Handbook (7th Edition):

da Silva, Jose Barreiro. “High-performance delta-sigma analog-to-digital converters.” 2004. Web. 22 Nov 2019.

Vancouver:

da Silva JB. High-performance delta-sigma analog-to-digital converters. [Internet] [Doctoral dissertation]. Oregon State University; 2004. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/29846.

Council of Science Editors:

da Silva JB. High-performance delta-sigma analog-to-digital converters. [Doctoral Dissertation]. Oregon State University; 2004. Available from: http://hdl.handle.net/1957/29846


Oregon State University

27. Guo, Yuhua. A study of basic building blocks of analog-to-digital delta-sigma modulators.

Degree: MS, Electrical and Computer Engineering, 2004, Oregon State University

 In this thesis, a novel Direct-Charge-Transfer (DCT) integrator structure is proposed, which can settle much faster than regular switch-capacitor integrators. A new Spread-Spectrum Dynamic Element… (more)

Subjects/Keywords: Signal processing

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Guo, Y. (2004). A study of basic building blocks of analog-to-digital delta-sigma modulators. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/30047

Chicago Manual of Style (16th Edition):

Guo, Yuhua. “A study of basic building blocks of analog-to-digital delta-sigma modulators.” 2004. Masters Thesis, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/30047.

MLA Handbook (7th Edition):

Guo, Yuhua. “A study of basic building blocks of analog-to-digital delta-sigma modulators.” 2004. Web. 22 Nov 2019.

Vancouver:

Guo Y. A study of basic building blocks of analog-to-digital delta-sigma modulators. [Internet] [Masters thesis]. Oregon State University; 2004. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/30047.

Council of Science Editors:

Guo Y. A study of basic building blocks of analog-to-digital delta-sigma modulators. [Masters Thesis]. Oregon State University; 2004. Available from: http://hdl.handle.net/1957/30047


Oregon State University

28. Wang, Xuesheng. A fully digital technique for the estimation and correction of the DAC error in multi-bit delta sigma ADCs.

Degree: PhD, Electrical and Computer Engineering, 2003, Oregon State University

 This thesis proposes a novel fully digital technique for the estimation and correction of the DAC error in multi-bit delta sigma ADCs. The structure of… (more)

Subjects/Keywords: Analog-to-digital converters

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wang, X. (2003). A fully digital technique for the estimation and correction of the DAC error in multi-bit delta sigma ADCs. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/30720

Chicago Manual of Style (16th Edition):

Wang, Xuesheng. “A fully digital technique for the estimation and correction of the DAC error in multi-bit delta sigma ADCs.” 2003. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/30720.

MLA Handbook (7th Edition):

Wang, Xuesheng. “A fully digital technique for the estimation and correction of the DAC error in multi-bit delta sigma ADCs.” 2003. Web. 22 Nov 2019.

Vancouver:

Wang X. A fully digital technique for the estimation and correction of the DAC error in multi-bit delta sigma ADCs. [Internet] [Doctoral dissertation]. Oregon State University; 2003. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/30720.

Council of Science Editors:

Wang X. A fully digital technique for the estimation and correction of the DAC error in multi-bit delta sigma ADCs. [Doctoral Dissertation]. Oregon State University; 2003. Available from: http://hdl.handle.net/1957/30720


Oregon State University

29. Liu, Mingliang. The design of delta-sigma modulators for multi-standard RF receivers.

Degree: MS, Electrical and Computer Engineering, 2003, Oregon State University

 The transition from second-generation (2G) to third-generation (3G) wireless cellular and cordless telephone systems requires multi-standard adaptability in a single RF receiver equipment. An important… (more)

Subjects/Keywords: Radio frequency modulation  – Receivers and reception

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Liu, M. (2003). The design of delta-sigma modulators for multi-standard RF receivers. (Masters Thesis). Oregon State University. Retrieved from http://hdl.handle.net/1957/30976

Chicago Manual of Style (16th Edition):

Liu, Mingliang. “The design of delta-sigma modulators for multi-standard RF receivers.” 2003. Masters Thesis, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/30976.

MLA Handbook (7th Edition):

Liu, Mingliang. “The design of delta-sigma modulators for multi-standard RF receivers.” 2003. Web. 22 Nov 2019.

Vancouver:

Liu M. The design of delta-sigma modulators for multi-standard RF receivers. [Internet] [Masters thesis]. Oregon State University; 2003. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/30976.

Council of Science Editors:

Liu M. The design of delta-sigma modulators for multi-standard RF receivers. [Masters Thesis]. Oregon State University; 2003. Available from: http://hdl.handle.net/1957/30976


Oregon State University

30. Keskin, Mustafa. Low voltage switched capacitor circuits for lowpass and bandpass [delta sigma] converters.

Degree: PhD, Electrical and Computer Engineering, 2001, Oregon State University

 The most accurate method for performing analog signal processing in MOS (metal-oxide-semiconductor) integrated circuits is through the use of switched-capacitor circuits. A switched-capacitor circuit operates… (more)

Subjects/Keywords: Switched capacitor circuits  – Design and construction

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Keskin, M. (2001). Low voltage switched capacitor circuits for lowpass and bandpass [delta sigma] converters. (Doctoral Dissertation). Oregon State University. Retrieved from http://hdl.handle.net/1957/32625

Chicago Manual of Style (16th Edition):

Keskin, Mustafa. “Low voltage switched capacitor circuits for lowpass and bandpass [delta sigma] converters.” 2001. Doctoral Dissertation, Oregon State University. Accessed November 22, 2019. http://hdl.handle.net/1957/32625.

MLA Handbook (7th Edition):

Keskin, Mustafa. “Low voltage switched capacitor circuits for lowpass and bandpass [delta sigma] converters.” 2001. Web. 22 Nov 2019.

Vancouver:

Keskin M. Low voltage switched capacitor circuits for lowpass and bandpass [delta sigma] converters. [Internet] [Doctoral dissertation]. Oregon State University; 2001. [cited 2019 Nov 22]. Available from: http://hdl.handle.net/1957/32625.

Council of Science Editors:

Keskin M. Low voltage switched capacitor circuits for lowpass and bandpass [delta sigma] converters. [Doctoral Dissertation]. Oregon State University; 2001. Available from: http://hdl.handle.net/1957/32625

[1] [2]

.