+publisher:"NSYSU" +contributor:("Ming-Chih Chen")

NSYSU

1. Lin, Chi-Guang. Bus Interface Design Between Different Clock Domains and Its Application to OpenGL-ES 2.0 3D Graphics Systems.

Degree: Master, Computer Science and Engineering, 2011, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0726111-142933

► Asynchronous bus interface units to AMBA AHB are designed so that an OpenGL ES 2.0 vertex shader can communicate with other hardware units via AHB… (more)

Subjects/Keywords: vertex shader; Open Core Protocol; OpenGL ES 2.0; AHB; asynchronous bus interface

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Lin, C. (2011). Bus Interface Design Between Different Clock Domains and Its Application to OpenGL-ES 2.0 3D Graphics Systems. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0726111-142933

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Lin, Chi-Guang. “Bus Interface Design Between Different Clock Domains and Its Application to OpenGL-ES 2.0 3D Graphics Systems.” 2011. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0726111-142933.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Lin, Chi-Guang. “Bus Interface Design Between Different Clock Domains and Its Application to OpenGL-ES 2.0 3D Graphics Systems.” 2011. Web. 10 Apr 2021.

Vancouver:

Lin C. Bus Interface Design Between Different Clock Domains and Its Application to OpenGL-ES 2.0 3D Graphics Systems. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0726111-142933.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Lin C. Bus Interface Design Between Different Clock Domains and Its Application to OpenGL-ES 2.0 3D Graphics Systems. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0726111-142933

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

2. Zhang Jian, Jun-Hong. Design of Low Cost Finite-Impulse Response (FIR) Filters Using Multiple Constant Truncated Multipliers.

Degree: Master, Computer Science and Engineering, 2012, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-142752

► Finite impulse response (FIR) digital filters are frequently used in many digital signal processing and communication applications, such as IS-95 CDMA, Digital Mobile Phone Systems… (more)

Subjects/Keywords: Common Sub-expression Elimination (CSE); Booth recoding; error analysis; truncated multiplier; FIR filter; multiple constant multiplication (MCM); VLSI design; Canonical Signed Digit (CSD) encoding

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Zhang Jian, J. (2012). Design of Low Cost Finite-Impulse Response (FIR) Filters Using Multiple Constant Truncated Multipliers. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-142752

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Zhang Jian, Jun-Hong. “Design of Low Cost Finite-Impulse Response (FIR) Filters Using Multiple Constant Truncated Multipliers.” 2012. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-142752.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Zhang Jian, Jun-Hong. “Design of Low Cost Finite-Impulse Response (FIR) Filters Using Multiple Constant Truncated Multipliers.” 2012. Web. 10 Apr 2021.

Vancouver:

Zhang Jian J. Design of Low Cost Finite-Impulse Response (FIR) Filters Using Multiple Constant Truncated Multipliers. [Internet] [Thesis]. NSYSU; 2012. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-142752.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Zhang Jian J. Design of Low Cost Finite-Impulse Response (FIR) Filters Using Multiple Constant Truncated Multipliers. [Thesis]. NSYSU; 2012. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-142752

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

3. Wang, Wen-Ling. Hardware Design for Disparity Estimation Using Dynamic Programming.

Degree: Master, Computer Science and Engineering, 2012, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0911112-120201

► Recently, stereo vision has been widely used in many applications, and depth map is important information in stereo vision. In general, depth map can be… (more)

Subjects/Keywords: depth map; disparity; stereo vision; dynamic programming; stereo correspondence; stereo matching

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Wang, W. (2012). Hardware Design for Disparity Estimation Using Dynamic Programming. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0911112-120201

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Wang, Wen-Ling. “Hardware Design for Disparity Estimation Using Dynamic Programming.” 2012. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0911112-120201.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Wang, Wen-Ling. “Hardware Design for Disparity Estimation Using Dynamic Programming.” 2012. Web. 10 Apr 2021.

Vancouver:

Wang W. Hardware Design for Disparity Estimation Using Dynamic Programming. [Internet] [Thesis]. NSYSU; 2012. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0911112-120201.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Wang W. Hardware Design for Disparity Estimation Using Dynamic Programming. [Thesis]. NSYSU; 2012. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0911112-120201

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

4. Lin, Shin-hung. Improved Bit-Level Truncation with Joint Error Analysis for Table-Based Function Evaluation.

Degree: Master, Computer Science and Engineering, 2012, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0912112-092221

► Function evaluation is often used in many science and engineering applications. In order to reduce the computation time, different hardware implementations have been proposed to… (more)

Subjects/Keywords: non-uniform segmentation; piecewise polynomial approximation; error analysis; table-based function evaluation; truncated multipliers; uniform segmentation

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Lin, S. (2012). Improved Bit-Level Truncation with Joint Error Analysis for Table-Based Function Evaluation. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0912112-092221

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Lin, Shin-hung. “Improved Bit-Level Truncation with Joint Error Analysis for Table-Based Function Evaluation.” 2012. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0912112-092221.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Lin, Shin-hung. “Improved Bit-Level Truncation with Joint Error Analysis for Table-Based Function Evaluation.” 2012. Web. 10 Apr 2021.

Vancouver:

Lin S. Improved Bit-Level Truncation with Joint Error Analysis for Table-Based Function Evaluation. [Internet] [Thesis]. NSYSU; 2012. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0912112-092221.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Lin S. Improved Bit-Level Truncation with Joint Error Analysis for Table-Based Function Evaluation. [Thesis]. NSYSU; 2012. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0912112-092221

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

5. Wang, Ching-Hui. Lane, Vehicle, and Human Detections in Intelligent Driver Assistance Systems.

Degree: Master, Computer Science and Engineering, 2015, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0808115-222352

► In this thesis, we present an integrated driver assistance system with lane detection, vehicle detection, and human detection based on camera image sequences. After image… (more)

Subjects/Keywords: HOG; Pedestrian Detection; Human Detection; Driver Assistance Systems; Lane Detection; Vehicle Detection

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Wang, C. (2015). Lane, Vehicle, and Human Detections in Intelligent Driver Assistance Systems. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0808115-222352

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Wang, Ching-Hui. “Lane, Vehicle, and Human Detections in Intelligent Driver Assistance Systems.” 2015. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0808115-222352.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Wang, Ching-Hui. “Lane, Vehicle, and Human Detections in Intelligent Driver Assistance Systems.” 2015. Web. 10 Apr 2021.

Vancouver:

Wang C. Lane, Vehicle, and Human Detections in Intelligent Driver Assistance Systems. [Internet] [Thesis]. NSYSU; 2015. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0808115-222352.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Wang C. Lane, Vehicle, and Human Detections in Intelligent Driver Assistance Systems. [Thesis]. NSYSU; 2015. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0808115-222352

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

6. Chan, Jun-Mao. Hardware Acceleration of Feature Extraction Algorithms.

Degree: Master, Computer Science and Engineering, 2015, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0809115-033644

► The description of local features of images has been successfully applied to many areas, including object recognition, texture recognition, image retrieval, robot localization, video data… (more)

Subjects/Keywords: image feature extraction; pedestrian detection; SIFT (Scale-Invariant Feature Transform); SURF (Speeded-Up Robust Feature); hardware acceleration; computer vision; LBP (Local Binary Pattern); HOG (Histograms of Oriented Gradients); FAST (Feature from Accelerated Segment Test)

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Chan, J. (2015). Hardware Acceleration of Feature Extraction Algorithms. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0809115-033644

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Chan, Jun-Mao. “Hardware Acceleration of Feature Extraction Algorithms.” 2015. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0809115-033644.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Chan, Jun-Mao. “Hardware Acceleration of Feature Extraction Algorithms.” 2015. Web. 10 Apr 2021.

Vancouver:

Chan J. Hardware Acceleration of Feature Extraction Algorithms. [Internet] [Thesis]. NSYSU; 2015. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0809115-033644.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chan J. Hardware Acceleration of Feature Extraction Algorithms. [Thesis]. NSYSU; 2015. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0809115-033644

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

7. Hsu, Wei-Cheng. Design of a CORDIC Function Generator Using Table-Driven Function Evaluation with Bit-Level Truncation.

Degree: Master, Computer Science and Engineering, 2012, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-150743

► Functional evaluation is one of key arithmetic operations in many applications including 3D graphics and stereo. Among various designs of hardware-based function evaluation methods, piecewise… (more)

Subjects/Keywords: arithmetic function units.; CORDIC; uniform segmentation; polynomial approximation; truncated multipliers; error analysis; function evaluation

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Hsu, W. (2012). Design of a CORDIC Function Generator Using Table-Driven Function Evaluation with Bit-Level Truncation. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-150743

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Hsu, Wei-Cheng. “Design of a CORDIC Function Generator Using Table-Driven Function Evaluation with Bit-Level Truncation.” 2012. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-150743.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Hsu, Wei-Cheng. “Design of a CORDIC Function Generator Using Table-Driven Function Evaluation with Bit-Level Truncation.” 2012. Web. 10 Apr 2021.

Vancouver:

Hsu W. Design of a CORDIC Function Generator Using Table-Driven Function Evaluation with Bit-Level Truncation. [Internet] [Thesis]. NSYSU; 2012. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-150743.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Hsu W. Design of a CORDIC Function Generator Using Table-Driven Function Evaluation with Bit-Level Truncation. [Thesis]. NSYSU; 2012. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-150743

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

8. Yeh, Kuan-Fu. Software and Hardware Designs of a Vehicle Detection System Based on Single Camera Image Sequence.

Degree: Master, Computer Science and Engineering, 2012, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-140351

► In this thesis, we present a vehicle detection and tracking system based on image processing and pattern recognition of single camera image sequences. Both software… (more)

Subjects/Keywords: Machine Learning; Vehicle Detection; Pattern Recognition; Image Processing; Driving Assistance System; Support Vector Machine (SVM)

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Yeh, K. (2012). Software and Hardware Designs of a Vehicle Detection System Based on Single Camera Image Sequence. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-140351

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Yeh, Kuan-Fu. “Software and Hardware Designs of a Vehicle Detection System Based on Single Camera Image Sequence.” 2012. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-140351.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Yeh, Kuan-Fu. “Software and Hardware Designs of a Vehicle Detection System Based on Single Camera Image Sequence.” 2012. Web. 10 Apr 2021.

Vancouver:

Yeh K. Software and Hardware Designs of a Vehicle Detection System Based on Single Camera Image Sequence. [Internet] [Thesis]. NSYSU; 2012. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-140351.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Yeh K. Software and Hardware Designs of a Vehicle Detection System Based on Single Camera Image Sequence. [Thesis]. NSYSU; 2012. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0910112-140351

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

9. Chen, Jie-Qi. Lane-Based Front Vehicle Detection and Its Acceleration.

Degree: Master, Computer Science and Engineering, 2013, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0102113-121204

► Based on .Net Framework4.0 development platform and Visual C# language, this thesis presents various methods of performing lane detection and preceding vehicle detection/tracking with code… (more)

Subjects/Keywords: Lane Detection; Front Vehicle Detection; OpenCV; Multi-threading; TPL; OpenCL

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Chen, J. (2013). Lane-Based Front Vehicle Detection and Its Acceleration. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0102113-121204

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Chen, Jie-Qi. “Lane-Based Front Vehicle Detection and Its Acceleration.” 2013. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0102113-121204.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Chen, Jie-Qi. “Lane-Based Front Vehicle Detection and Its Acceleration.” 2013. Web. 10 Apr 2021.

Vancouver:

Chen J. Lane-Based Front Vehicle Detection and Its Acceleration. [Internet] [Thesis]. NSYSU; 2013. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0102113-121204.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chen J. Lane-Based Front Vehicle Detection and Its Acceleration. [Thesis]. NSYSU; 2013. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0102113-121204

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

10. Chang, Ming-Fong. A Multi-functional Multi-precision 4D Dot Product Unit with SIMD Architecture.

Degree: Master, Computer Science and Engineering, 2015, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0630115-164853

► In modern graphics processing unit, the vertex shader is a quite important component. It is mainly responsible for the coordinate transformation and lightâs geometric operations.… (more)

Subjects/Keywords: Single Instruction Multiple Data; Multi-precision; 4D Dot Product; Clock Gating; Low Power

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Chang, M. (2015). A Multi-functional Multi-precision 4D Dot Product Unit with SIMD Architecture. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0630115-164853

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Chang, Ming-Fong. “A Multi-functional Multi-precision 4D Dot Product Unit with SIMD Architecture.” 2015. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0630115-164853.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Chang, Ming-Fong. “A Multi-functional Multi-precision 4D Dot Product Unit with SIMD Architecture.” 2015. Web. 10 Apr 2021.

Vancouver:

Chang M. A Multi-functional Multi-precision 4D Dot Product Unit with SIMD Architecture. [Internet] [Thesis]. NSYSU; 2015. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0630115-164853.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chang M. A Multi-functional Multi-precision 4D Dot Product Unit with SIMD Architecture. [Thesis]. NSYSU; 2015. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0630115-164853

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

11. Yang, Jhen-Fong. A Multi-thread Unified Shader with Variable Precision Modes.

Degree: Master, Computer Science and Engineering, 2015, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0703115-172907

► Following by the progressive technologies, the most important thing that people need to care about is power consumption due to the products toward portable and… (more)

Subjects/Keywords: Multi-thread; 3-D Graphics Processing Unit; Instruction Set; Multi-precision Mode; Low-power Design

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Yang, J. (2015). A Multi-thread Unified Shader with Variable Precision Modes. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0703115-172907

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Yang, Jhen-Fong. “A Multi-thread Unified Shader with Variable Precision Modes.” 2015. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0703115-172907.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Yang, Jhen-Fong. “A Multi-thread Unified Shader with Variable Precision Modes.” 2015. Web. 10 Apr 2021.

Vancouver:

Yang J. A Multi-thread Unified Shader with Variable Precision Modes. [Internet] [Thesis]. NSYSU; 2015. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0703115-172907.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Yang J. A Multi-thread Unified Shader with Variable Precision Modes. [Thesis]. NSYSU; 2015. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0703115-172907

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

12. Chang, Yin-Chen. Design and Implementation of a Multi-precision Texture Unit.

Degree: Master, Computer Science and Engineering, 2015, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0710115-105801

► With the rapid development of 3-D graphics processing units (3-D GPUs), users ask more high quality, more high performance, and more low power consumption for… (more)

Subjects/Keywords: Pixel Shader; 3-D Graphics Processing Unit; Multi-precision Design; Low-power Design; Texture Unit

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Chang, Y. (2015). Design and Implementation of a Multi-precision Texture Unit. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0710115-105801

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Chang, Yin-Chen. “Design and Implementation of a Multi-precision Texture Unit.” 2015. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0710115-105801.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Chang, Yin-Chen. “Design and Implementation of a Multi-precision Texture Unit.” 2015. Web. 10 Apr 2021.

Vancouver:

Chang Y. Design and Implementation of a Multi-precision Texture Unit. [Internet] [Thesis]. NSYSU; 2015. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0710115-105801.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chang Y. Design and Implementation of a Multi-precision Texture Unit. [Thesis]. NSYSU; 2015. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0710115-105801

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

13. You, Tz-Heng. Design of Low-Cost HOG and Its Application to Pedestrian Detection in ADAS.

Degree: Master, Computer Science and Engineering, 2017, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0725117-173711

► This thesis presents two versions of simplifications, Gradient Comprison HOG (GC-HOG) and Simplified HOG (S-HOG) for Histograms of Oriented Gradients (HOG), a feature extraction algorithm… (more)

Subjects/Keywords: FPGA; Hardware Design; Pedestrian Detection; ADAS; HOG

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

You, T. (2017). Design of Low-Cost HOG and Its Application to Pedestrian Detection in ADAS. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0725117-173711

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

You, Tz-Heng. “Design of Low-Cost HOG and Its Application to Pedestrian Detection in ADAS.” 2017. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0725117-173711.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

You, Tz-Heng. “Design of Low-Cost HOG and Its Application to Pedestrian Detection in ADAS.” 2017. Web. 10 Apr 2021.

Vancouver:

You T. Design of Low-Cost HOG and Its Application to Pedestrian Detection in ADAS. [Internet] [Thesis]. NSYSU; 2017. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0725117-173711.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

You T. Design of Low-Cost HOG and Its Application to Pedestrian Detection in ADAS. [Thesis]. NSYSU; 2017. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0725117-173711

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

14. Tsai, Chen-Yen. Architecture Design and Hardware Implementation of LK Optical Flow.

Degree: Master, Computer Science and Engineering, 2017, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0725117-173553

► Due to rapid advances of machine learning and computer vision, object track recognition and tracking are fundamental technologies in many applications, including the popular advanced… (more)

Subjects/Keywords: Computer vision; LK optical flow; Moving object tracking; Pyramid optical flow; Hardware implementation

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Tsai, C. (2017). Architecture Design and Hardware Implementation of LK Optical Flow. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0725117-173553

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Tsai, Chen-Yen. “Architecture Design and Hardware Implementation of LK Optical Flow.” 2017. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0725117-173553.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Tsai, Chen-Yen. “Architecture Design and Hardware Implementation of LK Optical Flow.” 2017. Web. 10 Apr 2021.

Vancouver:

Tsai C. Architecture Design and Hardware Implementation of LK Optical Flow. [Internet] [Thesis]. NSYSU; 2017. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0725117-173553.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Tsai C. Architecture Design and Hardware Implementation of LK Optical Flow. [Thesis]. NSYSU; 2017. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0725117-173553

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

15. Chang, Chih-hsuan. Hardware Design of Stereo Matching Based on Guided Image Filtering.

Degree: Master, Computer Science and Engineering, 2017, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728117-232935

► Stereo vision has many applications, including 3D movies and the recent advanced driver assisted systems (ADAS). In stereo vision, stereo matching of generating depth information… (more)

Subjects/Keywords: stereo vision; stereo matching; depth information; mean filtering; guided image filtering

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Chang, C. (2017). Hardware Design of Stereo Matching Based on Guided Image Filtering. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728117-232935

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Chang, Chih-hsuan. “Hardware Design of Stereo Matching Based on Guided Image Filtering.” 2017. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728117-232935.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Chang, Chih-hsuan. “Hardware Design of Stereo Matching Based on Guided Image Filtering.” 2017. Web. 10 Apr 2021.

Vancouver:

Chang C. Hardware Design of Stereo Matching Based on Guided Image Filtering. [Internet] [Thesis]. NSYSU; 2017. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728117-232935.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chang C. Hardware Design of Stereo Matching Based on Guided Image Filtering. [Thesis]. NSYSU; 2017. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728117-232935

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

16. Tsao, Kai-hsiang. Performance Optimization and Low Power Design of a Programmable 3D Graphics Processor.

Degree: Master, Computer Science and Engineering, 2014, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728114-134846

► Low-Power High-Speed graphics processing unit (GPU) is one of the key hardware components in modern mobile devices such as smart phones. In this thesis, we… (more)

Subjects/Keywords: OpenGL; Graphics; SIMD; Processing; Hazard; Architecture; Forwarding; Low Power; GPU

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Tsao, K. (2014). Performance Optimization and Low Power Design of a Programmable 3D Graphics Processor. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728114-134846

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Tsao, Kai-hsiang. “Performance Optimization and Low Power Design of a Programmable 3D Graphics Processor.” 2014. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728114-134846.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Tsao, Kai-hsiang. “Performance Optimization and Low Power Design of a Programmable 3D Graphics Processor.” 2014. Web. 10 Apr 2021.

Vancouver:

Tsao K. Performance Optimization and Low Power Design of a Programmable 3D Graphics Processor. [Internet] [Thesis]. NSYSU; 2014. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728114-134846.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Tsao K. Performance Optimization and Low Power Design of a Programmable 3D Graphics Processor. [Thesis]. NSYSU; 2014. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728114-134846

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

17. Wu, Bo-sheng. Acceleration of Image Feature Extraction Algorithms.

Degree: Master, Computer Science and Engineering, 2014, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0810114-020324

► The description of local features of images has been successfully applied to many areas, including wide baseline matching, object recognition, texture recognition, image retrieval, robot… (more)

Subjects/Keywords: scale-invariant feature transform; Speeded-Up Robust Feature; hardware acceleration; image feature extraction; OpenCL; GPGPU

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Wu, B. (2014). Acceleration of Image Feature Extraction Algorithms. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0810114-020324

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Wu, Bo-sheng. “Acceleration of Image Feature Extraction Algorithms.” 2014. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0810114-020324.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Wu, Bo-sheng. “Acceleration of Image Feature Extraction Algorithms.” 2014. Web. 10 Apr 2021.

Vancouver:

Wu B. Acceleration of Image Feature Extraction Algorithms. [Internet] [Thesis]. NSYSU; 2014. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0810114-020324.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Wu B. Acceleration of Image Feature Extraction Algorithms. [Thesis]. NSYSU; 2014. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0810114-020324

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

18. Lu, Bo-Han. Enhanced Verification of Lane-Based Front Vehicle Detection System in Daytime and Nighttime.

Degree: Master, Computer Science and Engineering, 2014, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728114-140100

► In this thesis, we present a front-vehicle detection system in both daytime and night time. The key philosophy is simplicity in order to reduce computation… (more)

Subjects/Keywords: vehicle detection; driver assisted system (DAS); lane detection

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Lu, B. (2014). Enhanced Verification of Lane-Based Front Vehicle Detection System in Daytime and Nighttime. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728114-140100

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Lu, Bo-Han. “Enhanced Verification of Lane-Based Front Vehicle Detection System in Daytime and Nighttime.” 2014. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728114-140100.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Lu, Bo-Han. “Enhanced Verification of Lane-Based Front Vehicle Detection System in Daytime and Nighttime.” 2014. Web. 10 Apr 2021.

Vancouver:

Lu B. Enhanced Verification of Lane-Based Front Vehicle Detection System in Daytime and Nighttime. [Internet] [Thesis]. NSYSU; 2014. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728114-140100.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Lu B. Enhanced Verification of Lane-Based Front Vehicle Detection System in Daytime and Nighttime. [Thesis]. NSYSU; 2014. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728114-140100

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

19. Ke, Bao-chen. Hybrid Fuzzy Kalman Filter for Workload Prediction of 3D Graphic System.

Degree: Master, Computer Science and Engineering, 2011, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728111-174057

► In modern life, 3D graphics system is widely applied to portable product like Notebook, PDA and smart phone. Unlike desktop system, the capacity of batteries… (more)

Subjects/Keywords: Workload Prediction; 3D Graphic System; Fuzzy Controller; Power Management; Dynamic Voltage Frequency Scaling(DVFS); Kalman Filter

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Ke, B. (2011). Hybrid Fuzzy Kalman Filter for Workload Prediction of 3D Graphic System. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728111-174057

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Ke, Bao-chen. “Hybrid Fuzzy Kalman Filter for Workload Prediction of 3D Graphic System.” 2011. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728111-174057.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Ke, Bao-chen. “Hybrid Fuzzy Kalman Filter for Workload Prediction of 3D Graphic System.” 2011. Web. 10 Apr 2021.

Vancouver:

Ke B. Hybrid Fuzzy Kalman Filter for Workload Prediction of 3D Graphic System. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728111-174057.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Ke B. Hybrid Fuzzy Kalman Filter for Workload Prediction of 3D Graphic System. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728111-174057

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

20. Yu, Kee-khuan. Multi-Mode Floating-Point Multiply-Add Fused Unit for Low-Power Applications.

Degree: Master, Computer Science and Engineering, 2011, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0801111-105514

► In digital signal processing and multimedia applications, floating-point(FP) multiplication and addition are the most commonly used operations. In addition, FP multiplication operations are frequently followed… (more)

▼ In digital signal processing and multimedia applications, floating-point(FP) multiplication and addition are the most commonly used operations. In addition, FP multiplication operations are frequently followed by the FP addition operations. Therefore, in order to achieve high performance and low cost, multiplication and addition are usually combined into a single unit, known as the FP Multiply-Add Fused (MAF). On the other hand, the mobile devices nowadays are rapidly developing. For this kind of devices, performance and power sustainability have to become the major trend in the research area. As a result, the mechanisms to reduce energy consumption become more important. Therefore, we propose a multi-mode FP MAF based on the concept of iterative multiplication and truncated addition, to achieve different operating modes with different errors. This MAF, with a total of seven modes, includes three modes for the FP multiply-accumulate operations, two modes for single FP multiplication operation and single FP addition operation, respectively. FP multiply-accumulate operations provide three modes to user, and this three modes have 0%, 0.328% and 1.107% of error. The 0% error is the same with the standard IEEE754 single-precision FP Multiply-Add Fused operations. For FP multiplication and FP addition operations, the proposed MAF allows users to choose two kinds of error modes, which are 0%, 0.328% error for FP multiplication and 0%, 0.781% error for FP addition. The 0% error is the same with the standard IEEE754 single-precision floating-point operations. When compared with the standard IEEE754 single-precision FP MAF, the proposed multi-mode FP MAF architecture has 4.5% less area and increase about 22% delay to achieve the effect of multi-mode. To demonstrate the power efficiency of proposed FP MAF, it is used to perform the operations of FP MAF, FP multiplication, and FP addition in the application of RGB to YUV format conversion. Experimental results show that, the proposed multi-mode FP MAF can significantly reduce power consumption when the modes with error are adopted. Advisors/Committee Members: Ko-Chi Kuo (chair), Chih%20Chen%22%29&pagesize-30">Ming-Chih Chen (chair), Shen-Fu Hsiao (chair), Shiann-Rong Kuang (committee member), Yun-Nan Chang (chair).

Subjects/Keywords: iterative multiplication; low power; truncated addition; multi-mode floating point multiply-add-fused

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Yu, K. (2011). Multi-Mode Floating-Point Multiply-Add Fused Unit for Low-Power Applications. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0801111-105514

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Yu, Kee-khuan. “Multi-Mode Floating-Point Multiply-Add Fused Unit for Low-Power Applications.” 2011. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0801111-105514.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Yu, Kee-khuan. “Multi-Mode Floating-Point Multiply-Add Fused Unit for Low-Power Applications.” 2011. Web. 10 Apr 2021.

Vancouver:

Yu K. Multi-Mode Floating-Point Multiply-Add Fused Unit for Low-Power Applications. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0801111-105514.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Yu K. Multi-Mode Floating-Point Multiply-Add Fused Unit for Low-Power Applications. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0801111-105514

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

21. Li, Shih-Jie. Low-Power Adaptive Viterbi Decoder with Section Error Identification.

Degree: Master, Computer Science and Engineering, 2011, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728111-180932

► In wireless communication system, convolutional coding method is often used to encode the data. In decoding convolutional code (CC), Viterbi algorithm is considered to be… (more)

▼ In wireless communication system, convolutional coding method is often used to encode the data. In decoding convolutional code (CC), Viterbi algorithm is considered to be the best mechanism. Viterbi decoder (VD) was developed to execute the algorithm on mobile devices more effectively. This decoder is often used on 2G and 3G mobile phones. However, on 2G phones, VD consumes about one third of total power consumption of the signal receiver. Therefore it is very necessary to reduce the power consumption of VD on 2G and 3G phones. VD uses large amount of register in survivor metric unit (SMU), so that the decoder can receive enough CC and converge automatically. The goal of this thesis is to decrease power consumption of SMU by using path metric compare unit (PMCU) to find the best state of path metric unit (PMU). This way decreases half of registers and multiplexers required in SMU, leading to significant area reduction in decoder. During the process of signal transmission in wireless communication, different causes like the atmosphere, outer space radiation and man-made will interfere the signal by different degree. The stronger the noise is, the more interference CC will get. The error detection circuit used will mark the sections with noise interference before the CC enters the VD. If CC is interfered, it will be decoded by the whole VD. Otherwise, it will be decoded by low power decoder, where the controller will start clock gating mechanism on SMU to close up unnecessary power consumption block. The power consumption of is varying proposed Adaptive Viterbi decoder according to the interference degree. When interference degree is high, the power consumption is 21% less than conventional VD; when interference is low, it is 44% less. The results show that the proposed method can effectively reduce the power consumption of VD. Advisors/Committee Members: Shen-Fu Hsiao (chair), Chih%20Chen%22%29&pagesize-30">Ming-Chih Chen (chair), Yun-Nan Chang (chair), Shiann-Rong Kuang (committee member), Ko-Chi Kuo (chair).

Subjects/Keywords: error detection; wireless communication; Viterbi decoder; convolutional code; low power

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Li, S. (2011). Low-Power Adaptive Viterbi Decoder with Section Error Identification. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728111-180932

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Li, Shih-Jie. “Low-Power Adaptive Viterbi Decoder with Section Error Identification.” 2011. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728111-180932.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Li, Shih-Jie. “Low-Power Adaptive Viterbi Decoder with Section Error Identification.” 2011. Web. 10 Apr 2021.

Vancouver:

Li S. Low-Power Adaptive Viterbi Decoder with Section Error Identification. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728111-180932.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Li S. Low-Power Adaptive Viterbi Decoder with Section Error Identification. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0728111-180932

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

22. Wang, Ying-Chung. Implementation of Disparity Estimation Using Stereo Matching.

Degree: Master, Computer Science and Engineering, 2011, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0808111-103145

► General 3D stereo vision is composed of two major phases. In the first phase, an image and its corresponding depth map are generated using stereo… (more)

Subjects/Keywords: dynamic programming; depth Image-based Rendering; autostereoscopic; stereo vision; stereo matching

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Wang, Y. (2011). Implementation of Disparity Estimation Using Stereo Matching. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0808111-103145

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Wang, Ying-Chung. “Implementation of Disparity Estimation Using Stereo Matching.” 2011. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0808111-103145.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Wang, Ying-Chung. “Implementation of Disparity Estimation Using Stereo Matching.” 2011. Web. 10 Apr 2021.

Vancouver:

Wang Y. Implementation of Disparity Estimation Using Stereo Matching. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0808111-103145.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Wang Y. Implementation of Disparity Estimation Using Stereo Matching. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0808111-103145

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

23. Tseng, Yu-ling. Design of a Table-Driven Function Evaluation Generator Using Bit-Level Truncation Methods.

Degree: Master, Computer Science and Engineering, 2011, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0830111-144139

► Functional evaluation is one of key arithmetic operations in many applications including 3D graphics and stereo. Among various designs of hardware-based function evaluators, piecewise polynomial… (more)

Subjects/Keywords: function evaluation; truncated multipliers; polynomial approximation; uniform segmentation; error analysis; digital arithmetic; non-uniform segmentation

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Tseng, Y. (2011). Design of a Table-Driven Function Evaluation Generator Using Bit-Level Truncation Methods. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0830111-144139

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Tseng, Yu-ling. “Design of a Table-Driven Function Evaluation Generator Using Bit-Level Truncation Methods.” 2011. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0830111-144139.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Tseng, Yu-ling. “Design of a Table-Driven Function Evaluation Generator Using Bit-Level Truncation Methods.” 2011. Web. 10 Apr 2021.

Vancouver:

Tseng Y. Design of a Table-Driven Function Evaluation Generator Using Bit-Level Truncation Methods. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0830111-144139.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Tseng Y. Design of a Table-Driven Function Evaluation Generator Using Bit-Level Truncation Methods. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0830111-144139

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

24. Chang, Wei-Chun. Design of a Depth-Image-Based Rendering (DIBR) 3D Stereo View Synthesis Engine.

Degree: Master, Computer Science and Engineering, 2011, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0901111-142915

► Depth-Based Image Rendering (DIBR) is a popular method to generate 3D virtual image at different view positions using an image and a depth map. In… (more)

Subjects/Keywords: autostereoscopic; hole filling; 3D stereo; image warping; depth-image-based rendering (DIBR); stereo vision

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Chang, W. (2011). Design of a Depth-Image-Based Rendering (DIBR) 3D Stereo View Synthesis Engine. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0901111-142915

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Chang, Wei-Chun. “Design of a Depth-Image-Based Rendering (DIBR) 3D Stereo View Synthesis Engine.” 2011. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0901111-142915.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Chang, Wei-Chun. “Design of a Depth-Image-Based Rendering (DIBR) 3D Stereo View Synthesis Engine.” 2011. Web. 10 Apr 2021.

Vancouver:

Chang W. Design of a Depth-Image-Based Rendering (DIBR) 3D Stereo View Synthesis Engine. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0901111-142915.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chang W. Design of a Depth-Image-Based Rendering (DIBR) 3D Stereo View Synthesis Engine. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0901111-142915

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

25. Wang, Chen-Yu. Development of a Multi-Port Memory Generator and Its Application in the Design of Register Files.

Degree: Master, Computer Science and Engineering, 2011, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0906111-100927

► Memory unit is one of the fundamental hardware components in system-on-chip (SoC) design, and takes a significant portion of total area cost. Although commercial memory… (more)

Subjects/Keywords: multi-port SRAM; memory generator; memory compiler; power-gating; body-bias

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Wang, C. (2011). Development of a Multi-Port Memory Generator and Its Application in the Design of Register Files. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0906111-100927

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Wang, Chen-Yu. “Development of a Multi-Port Memory Generator and Its Application in the Design of Register Files.” 2011. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0906111-100927.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Wang, Chen-Yu. “Development of a Multi-Port Memory Generator and Its Application in the Design of Register Files.” 2011. Web. 10 Apr 2021.

Vancouver:

Wang C. Development of a Multi-Port Memory Generator and Its Application in the Design of Register Files. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0906111-100927.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Wang C. Development of a Multi-Port Memory Generator and Its Application in the Design of Register Files. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0906111-100927

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

26. Yeh, Chia-Yu. Design of a Multi-Core Multi-thread Floating-Point Processor and Its Application in Computer Graphics.

Degree: Master, Computer Science and Engineering, 2011, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0906111-035109

► Graphics processing unit (GPU) designs usually adopts various computer architecture techniques to boost the computation speed, including single-instruction multiple data (SIMD), very-long-instruction word (VLIW), multi-threading,… (more)

Subjects/Keywords: multi-threading; graphics processing unit (GPU); vertex shader; SIMD; matrix-vector multiplication; OpenGL ES 2.0

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Yeh, C. (2011). Design of a Multi-Core Multi-thread Floating-Point Processor and Its Application in Computer Graphics. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0906111-035109

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Yeh, Chia-Yu. “Design of a Multi-Core Multi-thread Floating-Point Processor and Its Application in Computer Graphics.” 2011. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0906111-035109.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Yeh, Chia-Yu. “Design of a Multi-Core Multi-thread Floating-Point Processor and Its Application in Computer Graphics.” 2011. Web. 10 Apr 2021.

Vancouver:

Yeh C. Design of a Multi-Core Multi-thread Floating-Point Processor and Its Application in Computer Graphics. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0906111-035109.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Yeh C. Design of a Multi-Core Multi-thread Floating-Point Processor and Its Application in Computer Graphics. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0906111-035109

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

NSYSU

27. Wu, Pei-Hsuan. Architecture Design and Implementation of Deep Neural Network Hardware Accelerators.

Degree: Master, Computer Science and Engineering, 2018, NSYSU

URL: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0729118-154714

► Deep Neural Networks (DNN) widely used in computer vision applications have superior performance in image classification and object detection. However, the huge amount of data… (more)

Subjects/Keywords: CNN hardware accelerator; deep neural network (DNN); convolutional neural network (CNN); machine learning

Record Details Similar Records Cite « Share

❌

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6^th Edition):

Wu, P. (2018). Architecture Design and Implementation of Deep Neural Network Hardware Accelerators. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0729118-154714

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16^th Edition):

Wu, Pei-Hsuan. “Architecture Design and Implementation of Deep Neural Network Hardware Accelerators.” 2018. Thesis, NSYSU. Accessed April 10, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0729118-154714.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7^th Edition):

Wu, Pei-Hsuan. “Architecture Design and Implementation of Deep Neural Network Hardware Accelerators.” 2018. Web. 10 Apr 2021.

Vancouver:

Wu P. Architecture Design and Implementation of Deep Neural Network Hardware Accelerators. [Internet] [Thesis]. NSYSU; 2018. [cited 2021 Apr 10]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0729118-154714.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Wu P. Architecture Design and Implementation of Deep Neural Network Hardware Accelerators. [Thesis]. NSYSU; 2018. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0729118-154714

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

		in
And / Or
		in
And / Or
		in
And / Or
		in

Open Access Theses and Dissertations