Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for +publisher:"NSYSU" +contributor:("Chua-Chin Wang"). Showing records 1 – 30 of 86 total matches.

[1] [2] [3]

Search Limiters

Last 2 Years | English Only

Degrees

Languages

▼ Search Limiters


NSYSU

1. Wang, Ching-lin. FlexRay Automotive Communication System Physical Layer Chip Design and A High Efficiency DC/DC Buck Converter with Sub-3 Ã VDD.

Degree: Master, Electrical Engineering, 2009, NSYSU

 This thesis comprises two topics : the first one is the design and implementation of FlexRay automotive communication system physical layer. The second part is… (more)

Subjects/Keywords: Buck converter; DC/DC; Physical layer; FlexRay; Automotive communication system

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wang, C. (2009). FlexRay Automotive Communication System Physical Layer Chip Design and A High Efficiency DC/DC Buck Converter with Sub-3 Ã VDD. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0701109-200715

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Wang, Ching-lin. “FlexRay Automotive Communication System Physical Layer Chip Design and A High Efficiency DC/DC Buck Converter with Sub-3 Ã VDD.” 2009. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0701109-200715.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Wang, Ching-lin. “FlexRay Automotive Communication System Physical Layer Chip Design and A High Efficiency DC/DC Buck Converter with Sub-3 Ã VDD.” 2009. Web. 20 Apr 2021.

Vancouver:

Wang C. FlexRay Automotive Communication System Physical Layer Chip Design and A High Efficiency DC/DC Buck Converter with Sub-3 Ã VDD. [Internet] [Thesis]. NSYSU; 2009. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0701109-200715.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Wang C. FlexRay Automotive Communication System Physical Layer Chip Design and A High Efficiency DC/DC Buck Converter with Sub-3 Ã VDD. [Thesis]. NSYSU; 2009. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0701109-200715

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

2. Liu, Yi-cheng. Mixed-Voltage-Tolerant I/O Cell With Dynamic Biasing and Sub 3ÃVDD Wide Range Mixed-Voltage-Tolerant I/O Cell.

Degree: Master, Electrical Engineering, 2009, NSYSU

 The thesis is composed of tow topics: a fully bidirectional mixed- voltage-tolerant I/O cell using a new output stage circuit and a sub-3ÃVDD wide range… (more)

Subjects/Keywords: I/O cell; Mixed-Voltage-Tolerant; Dynamic Biasing; Sub 3ÃVDD

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Liu, Y. (2009). Mixed-Voltage-Tolerant I/O Cell With Dynamic Biasing and Sub 3ÃVDD Wide Range Mixed-Voltage-Tolerant I/O Cell. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0701109-205501

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Liu, Yi-cheng. “Mixed-Voltage-Tolerant I/O Cell With Dynamic Biasing and Sub 3ÃVDD Wide Range Mixed-Voltage-Tolerant I/O Cell.” 2009. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0701109-205501.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Liu, Yi-cheng. “Mixed-Voltage-Tolerant I/O Cell With Dynamic Biasing and Sub 3ÃVDD Wide Range Mixed-Voltage-Tolerant I/O Cell.” 2009. Web. 20 Apr 2021.

Vancouver:

Liu Y. Mixed-Voltage-Tolerant I/O Cell With Dynamic Biasing and Sub 3ÃVDD Wide Range Mixed-Voltage-Tolerant I/O Cell. [Internet] [Thesis]. NSYSU; 2009. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0701109-205501.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Liu Y. Mixed-Voltage-Tolerant I/O Cell With Dynamic Biasing and Sub 3ÃVDD Wide Range Mixed-Voltage-Tolerant I/O Cell. [Thesis]. NSYSU; 2009. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0701109-205501

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

3. Yen, Shao-Fu. A Charger Circuit of Li-ion Batteries and a Capacitor-less LDO for Wireless Biomedical Systems.

Degree: Master, Electrical Engineering, 2009, NSYSU

 The thesis is composed of two topics : a charger circuit of Li-ion batteries for wireless biomedical systems and a capacitor-less low dropout regulatorï¼LDOï¼. The… (more)

Subjects/Keywords: regulator; capacitor-less; Li-ion; ldo; biomedical

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yen, S. (2009). A Charger Circuit of Li-ion Batteries and a Capacitor-less LDO for Wireless Biomedical Systems. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0706109-135451

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Yen, Shao-Fu. “A Charger Circuit of Li-ion Batteries and a Capacitor-less LDO for Wireless Biomedical Systems.” 2009. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0706109-135451.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Yen, Shao-Fu. “A Charger Circuit of Li-ion Batteries and a Capacitor-less LDO for Wireless Biomedical Systems.” 2009. Web. 20 Apr 2021.

Vancouver:

Yen S. A Charger Circuit of Li-ion Batteries and a Capacitor-less LDO for Wireless Biomedical Systems. [Internet] [Thesis]. NSYSU; 2009. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0706109-135451.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Yen S. A Charger Circuit of Li-ion Batteries and a Capacitor-less LDO for Wireless Biomedical Systems. [Thesis]. NSYSU; 2009. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0706109-135451

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

4. Yang, Cheng-Yen. IEEE 802.15.4 Protocol Stack Library Implementation,Hardware Design, and Applications in Medical Monitoring.

Degree: Master, Electrical Engineering, 2010, NSYSU

 Due to the rapid development of semiconductor technology, the number of transistors of integrated circuits in unit area increases by double in roughly every two… (more)

Subjects/Keywords: Protocol Stack Library; Clock-Gating; CSMA/CA; On-Chip-Bus; Medical Monitoring; Wireless Person Area Network; IEEE 802.15.4; Low power; Wireless Sensor Network; WISHBONE

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yang, C. (2010). IEEE 802.15.4 Protocol Stack Library Implementation,Hardware Design, and Applications in Medical Monitoring. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0712110-165927

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Yang, Cheng-Yen. “IEEE 802.15.4 Protocol Stack Library Implementation,Hardware Design, and Applications in Medical Monitoring.” 2010. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0712110-165927.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Yang, Cheng-Yen. “IEEE 802.15.4 Protocol Stack Library Implementation,Hardware Design, and Applications in Medical Monitoring.” 2010. Web. 20 Apr 2021.

Vancouver:

Yang C. IEEE 802.15.4 Protocol Stack Library Implementation,Hardware Design, and Applications in Medical Monitoring. [Internet] [Thesis]. NSYSU; 2010. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0712110-165927.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Yang C. IEEE 802.15.4 Protocol Stack Library Implementation,Hardware Design, and Applications in Medical Monitoring. [Thesis]. NSYSU; 2010. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0712110-165927

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

5. Huang, Wen-chi. A Readout Circuit for Piezoelectric Sensors with Digital Range-Enhancement.

Degree: Master, Electrical Engineering, 2010, NSYSU

 This thesis presents a fully integratable read-out front-end for recording from piezoelectric sensors. It is proposed to periodically reset the input signal to avoid build-up… (more)

Subjects/Keywords: realignment; pressure recording; piezoelectric sensors; read-out; dynamic range

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Huang, W. (2010). A Readout Circuit for Piezoelectric Sensors with Digital Range-Enhancement. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0809110-125517

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Huang, Wen-chi. “A Readout Circuit for Piezoelectric Sensors with Digital Range-Enhancement.” 2010. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0809110-125517.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Huang, Wen-chi. “A Readout Circuit for Piezoelectric Sensors with Digital Range-Enhancement.” 2010. Web. 20 Apr 2021.

Vancouver:

Huang W. A Readout Circuit for Piezoelectric Sensors with Digital Range-Enhancement. [Internet] [Thesis]. NSYSU; 2010. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0809110-125517.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Huang W. A Readout Circuit for Piezoelectric Sensors with Digital Range-Enhancement. [Thesis]. NSYSU; 2010. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0809110-125517

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

6. Wang, Deng-Shian. A High-Voltage Multiplexer and A Successive-Approximation Register Analog to Digital Converter for BMS.

Degree: Master, Electrical Engineering, 2013, NSYSU

 This thesis includes two designs: A high-voltage (HV) multiplexer and a successive-approximation register ADC for Battery Management Systems (BMS). The proposed designs are implemented by… (more)

Subjects/Keywords: BMS; high-voltage multiplexer; charge redistribution architecture; successive-approximation register ADC; high-voltage switch

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wang, D. (2013). A High-Voltage Multiplexer and A Successive-Approximation Register Analog to Digital Converter for BMS. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0608113-213119

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Wang, Deng-Shian. “A High-Voltage Multiplexer and A Successive-Approximation Register Analog to Digital Converter for BMS.” 2013. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0608113-213119.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Wang, Deng-Shian. “A High-Voltage Multiplexer and A Successive-Approximation Register Analog to Digital Converter for BMS.” 2013. Web. 20 Apr 2021.

Vancouver:

Wang D. A High-Voltage Multiplexer and A Successive-Approximation Register Analog to Digital Converter for BMS. [Internet] [Thesis]. NSYSU; 2013. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0608113-213119.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Wang D. A High-Voltage Multiplexer and A Successive-Approximation Register Analog to Digital Converter for BMS. [Thesis]. NSYSU; 2013. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0608113-213119

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

7. Wu, Yi-hong. A 16-channel High-Voltage Stimulation Generator and A Pulse Frequency Modulation Boost Converter for Spinal Cord Stimulation Systems.

Degree: Master, Electrical Engineering, 2013, NSYSU

 This thesis consists of two topics, i.e., a 16-channel high-voltage stimulation generator and a pulse frequency modulation (PFM) boost converter, which are mainly designed for… (more)

Subjects/Keywords: stimulation waveform generator; current-limiting; minimum off time one-shot circuit; PFM boost converter; SCS

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wu, Y. (2013). A 16-channel High-Voltage Stimulation Generator and A Pulse Frequency Modulation Boost Converter for Spinal Cord Stimulation Systems. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0610113-114950

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Wu, Yi-hong. “A 16-channel High-Voltage Stimulation Generator and A Pulse Frequency Modulation Boost Converter for Spinal Cord Stimulation Systems.” 2013. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0610113-114950.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Wu, Yi-hong. “A 16-channel High-Voltage Stimulation Generator and A Pulse Frequency Modulation Boost Converter for Spinal Cord Stimulation Systems.” 2013. Web. 20 Apr 2021.

Vancouver:

Wu Y. A 16-channel High-Voltage Stimulation Generator and A Pulse Frequency Modulation Boost Converter for Spinal Cord Stimulation Systems. [Internet] [Thesis]. NSYSU; 2013. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0610113-114950.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Wu Y. A 16-channel High-Voltage Stimulation Generator and A Pulse Frequency Modulation Boost Converter for Spinal Cord Stimulation Systems. [Thesis]. NSYSU; 2013. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0610113-114950

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

8. Chen, Sih-Yu. Single-ended Disturb-free 5T Load-less 4Kb SRAM with Leakage Current Sensor and Compensation Circuit.

Degree: Master, Electrical Engineering, 2013, NSYSU

 This thesis consists of two topics, including a single-ended disturb-free 5T load-less 4Kb SRAM, and the leakage current sensor and compensation circuit mainly designed for… (more)

Subjects/Keywords: single-ended; leakage current sensor; power-delay product; load-less; disturb-free; leakage current compensation circuit

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chen, S. (2013). Single-ended Disturb-free 5T Load-less 4Kb SRAM with Leakage Current Sensor and Compensation Circuit. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0610113-114220

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Chen, Sih-Yu. “Single-ended Disturb-free 5T Load-less 4Kb SRAM with Leakage Current Sensor and Compensation Circuit.” 2013. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0610113-114220.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Chen, Sih-Yu. “Single-ended Disturb-free 5T Load-less 4Kb SRAM with Leakage Current Sensor and Compensation Circuit.” 2013. Web. 20 Apr 2021.

Vancouver:

Chen S. Single-ended Disturb-free 5T Load-less 4Kb SRAM with Leakage Current Sensor and Compensation Circuit. [Internet] [Thesis]. NSYSU; 2013. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0610113-114220.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chen S. Single-ended Disturb-free 5T Load-less 4Kb SRAM with Leakage Current Sensor and Compensation Circuit. [Thesis]. NSYSU; 2013. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0610113-114220

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

9. Hu , Yi. A Receiver with Over-Voltage Protection for FlexRay Systems and an 8:1 High-Voltage Analog Multiplexer for Battery Management Systems.

Degree: Master, Electrical Engineering, 2013, NSYSU

 The research of this thesis is mainly focused on automotive electronics including two topics, a Receiver (Rx) with over-voltage protection for FlexRay systems and an… (more)

Subjects/Keywords: over-voltage protection; HV switches; FlexRay Receiver; BMS; HV MUX

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hu , Y. (2013). A Receiver with Over-Voltage Protection for FlexRay Systems and an 8:1 High-Voltage Analog Multiplexer for Battery Management Systems. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0610113-151412

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Hu , Yi. “A Receiver with Over-Voltage Protection for FlexRay Systems and an 8:1 High-Voltage Analog Multiplexer for Battery Management Systems.” 2013. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0610113-151412.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Hu , Yi. “A Receiver with Over-Voltage Protection for FlexRay Systems and an 8:1 High-Voltage Analog Multiplexer for Battery Management Systems.” 2013. Web. 20 Apr 2021.

Vancouver:

Hu Y. A Receiver with Over-Voltage Protection for FlexRay Systems and an 8:1 High-Voltage Analog Multiplexer for Battery Management Systems. [Internet] [Thesis]. NSYSU; 2013. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0610113-151412.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Hu Y. A Receiver with Over-Voltage Protection for FlexRay Systems and an 8:1 High-Voltage Analog Multiplexer for Battery Management Systems. [Thesis]. NSYSU; 2013. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0610113-151412

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

10. Wu, Yi-lun. A High Voltage Operational Amplifier with Rail-to-rail Input and Output Ranges and an 8:1 Analog High Voltage Multiplexer.

Degree: Master, Electrical Engineering, 2014, NSYSU

 One of the key techniques of electric vehicles (EVs) is battery management systems, which demand the development of battery modules, the measurement circuits of batteries,… (more)

Subjects/Keywords: high-voltage amplifier; high-voltage switch; high-voltage analog multiplexer; battery management system; rail-to-rail input and output ranges

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wu, Y. (2014). A High Voltage Operational Amplifier with Rail-to-rail Input and Output Ranges and an 8:1 Analog High Voltage Multiplexer. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-133104

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Wu, Yi-lun. “A High Voltage Operational Amplifier with Rail-to-rail Input and Output Ranges and an 8:1 Analog High Voltage Multiplexer.” 2014. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-133104.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Wu, Yi-lun. “A High Voltage Operational Amplifier with Rail-to-rail Input and Output Ranges and an 8:1 Analog High Voltage Multiplexer.” 2014. Web. 20 Apr 2021.

Vancouver:

Wu Y. A High Voltage Operational Amplifier with Rail-to-rail Input and Output Ranges and an 8:1 Analog High Voltage Multiplexer. [Internet] [Thesis]. NSYSU; 2014. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-133104.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Wu Y. A High Voltage Operational Amplifier with Rail-to-rail Input and Output Ranges and an 8:1 Analog High Voltage Multiplexer. [Thesis]. NSYSU; 2014. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-133104

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

11. Liao, Chiang-Hsiang. Development of A Rapid Readout System for CEA Detection and An SRAM with Leakage Sensor and Read Delay Compensation.

Degree: Master, Electrical Engineering, 2014, NSYSU

 This thesis is composed of a biomedical sensing system design and a novel circuit design of 5T SRAM (static random access memory, SRAM). The first… (more)

Subjects/Keywords: leakage current sensor; SRAM; readout circuit

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Liao, C. (2014). Development of A Rapid Readout System for CEA Detection and An SRAM with Leakage Sensor and Read Delay Compensation. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-135024

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Liao, Chiang-Hsiang. “Development of A Rapid Readout System for CEA Detection and An SRAM with Leakage Sensor and Read Delay Compensation.” 2014. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-135024.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Liao, Chiang-Hsiang. “Development of A Rapid Readout System for CEA Detection and An SRAM with Leakage Sensor and Read Delay Compensation.” 2014. Web. 20 Apr 2021.

Vancouver:

Liao C. Development of A Rapid Readout System for CEA Detection and An SRAM with Leakage Sensor and Read Delay Compensation. [Internet] [Thesis]. NSYSU; 2014. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-135024.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Liao C. Development of A Rapid Readout System for CEA Detection and An SRAM with Leakage Sensor and Read Delay Compensation. [Thesis]. NSYSU; 2014. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-135024

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

12. Tsai, Tsung-Yi. A Process Compensation and Non-linear Calibration Temperature Detector and A Hysteresis Current-Controlled Boost Converter for Battery Management Systems.

Degree: Master, Electrical Engineering, 2014, NSYSU

 The reaserch in the thesis is mainly associated with Battery Management Systems (BMS) in Electronic Vehicles(EV), especially regarding thermal sensor and boost converter design. In… (more)

Subjects/Keywords: temperature detector; non-linear calibration; hysteresis; boost converter

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tsai, T. (2014). A Process Compensation and Non-linear Calibration Temperature Detector and A Hysteresis Current-Controlled Boost Converter for Battery Management Systems. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-135226

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Tsai, Tsung-Yi. “A Process Compensation and Non-linear Calibration Temperature Detector and A Hysteresis Current-Controlled Boost Converter for Battery Management Systems.” 2014. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-135226.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Tsai, Tsung-Yi. “A Process Compensation and Non-linear Calibration Temperature Detector and A Hysteresis Current-Controlled Boost Converter for Battery Management Systems.” 2014. Web. 20 Apr 2021.

Vancouver:

Tsai T. A Process Compensation and Non-linear Calibration Temperature Detector and A Hysteresis Current-Controlled Boost Converter for Battery Management Systems. [Internet] [Thesis]. NSYSU; 2014. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-135226.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Tsai T. A Process Compensation and Non-linear Calibration Temperature Detector and A Hysteresis Current-Controlled Boost Converter for Battery Management Systems. [Thesis]. NSYSU; 2014. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-135226

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

13. Wu, Tzu-chao. A Temperature Sensor with Second-Order Calibration and Process Compensation and All Digital Estimator for Battery State of Charge.

Degree: Master, Communications Engineering, 2014, NSYSU

 Battery management is one of the most important technologies for electric vehicles, since it is highly critical to safety. Notably, temperature sensors are needed to… (more)

Subjects/Keywords: temperature sensor; second-order effects; PTAT sensor; CTAT sensor; coulomb counting method; open circuit voltage method; state of charge; second-order calibration

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Wu, T. (2014). A Temperature Sensor with Second-Order Calibration and Process Compensation and All Digital Estimator for Battery State of Charge. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-134817

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Wu, Tzu-chao. “A Temperature Sensor with Second-Order Calibration and Process Compensation and All Digital Estimator for Battery State of Charge.” 2014. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-134817.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Wu, Tzu-chao. “A Temperature Sensor with Second-Order Calibration and Process Compensation and All Digital Estimator for Battery State of Charge.” 2014. Web. 20 Apr 2021.

Vancouver:

Wu T. A Temperature Sensor with Second-Order Calibration and Process Compensation and All Digital Estimator for Battery State of Charge. [Internet] [Thesis]. NSYSU; 2014. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-134817.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Wu T. A Temperature Sensor with Second-Order Calibration and Process Compensation and All Digital Estimator for Battery State of Charge. [Thesis]. NSYSU; 2014. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-134817

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

14. Chang, Chia-ming. A 10-bit Process-Calibrated Current-Steering D/A Converter and High Bandwidth and High Coversion Gain Power Detector for Frequency-Shift Readout Systems.

Degree: Master, Electrical Engineering, 2014, NSYSU

 Since the combination of antigens with the corresponding antibody will change the resonant frequency of certain MEMS sensors, this kind of technology is often utilized… (more)

Subjects/Keywords: current-steering; process-calibrated; DAC; power detector

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chang, C. (2014). A 10-bit Process-Calibrated Current-Steering D/A Converter and High Bandwidth and High Coversion Gain Power Detector for Frequency-Shift Readout Systems. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-155610

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Chang, Chia-ming. “A 10-bit Process-Calibrated Current-Steering D/A Converter and High Bandwidth and High Coversion Gain Power Detector for Frequency-Shift Readout Systems.” 2014. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-155610.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Chang, Chia-ming. “A 10-bit Process-Calibrated Current-Steering D/A Converter and High Bandwidth and High Coversion Gain Power Detector for Frequency-Shift Readout Systems.” 2014. Web. 20 Apr 2021.

Vancouver:

Chang C. A 10-bit Process-Calibrated Current-Steering D/A Converter and High Bandwidth and High Coversion Gain Power Detector for Frequency-Shift Readout Systems. [Internet] [Thesis]. NSYSU; 2014. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-155610.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chang C. A 10-bit Process-Calibrated Current-Steering D/A Converter and High Bandwidth and High Coversion Gain Power Detector for Frequency-Shift Readout Systems. [Thesis]. NSYSU; 2014. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614114-155610

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

15. Teng, Yu-Lin. A 2xVDD I/O Buffer with Slew Rate Compensation.

Degree: Master, Electrical Engineering, 2016, NSYSU

 Output buffer is the interface between one chip and another. With advancement of semiconductor manufacturing technologies, the quality of data transmission affected by the environmental… (more)

Subjects/Keywords: I/O buffer; PV variation; slew rate; mixed-voltage; leakage current

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Teng, Y. (2016). A 2xVDD I/O Buffer with Slew Rate Compensation. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0924116-143030

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Teng, Yu-Lin. “A 2xVDD I/O Buffer with Slew Rate Compensation.” 2016. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0924116-143030.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Teng, Yu-Lin. “A 2xVDD I/O Buffer with Slew Rate Compensation.” 2016. Web. 20 Apr 2021.

Vancouver:

Teng Y. A 2xVDD I/O Buffer with Slew Rate Compensation. [Internet] [Thesis]. NSYSU; 2016. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0924116-143030.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Teng Y. A 2xVDD I/O Buffer with Slew Rate Compensation. [Thesis]. NSYSU; 2016. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0924116-143030

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

16. Huang, Teng-wei. Design and Implementation of A Single-Stage High Power Factor Flyback LED Driver and A Controller with Primary-Side Regulation.

Degree: Master, Electrical Engineering, 2016, NSYSU

 The main contribution of this thesis is aimed to the power efficiency enhancement of flyback-based LED drivers by using the proposed quasi-resonant flyback controller. A… (more)

Subjects/Keywords: single-stage high power factor; AC-DC converter; flyback LED driver; quasi-resonant; valley detector; current estimator; primary-side regulation

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Huang, T. (2016). Design and Implementation of A Single-Stage High Power Factor Flyback LED Driver and A Controller with Primary-Side Regulation. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0924116-142553

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Huang, Teng-wei. “Design and Implementation of A Single-Stage High Power Factor Flyback LED Driver and A Controller with Primary-Side Regulation.” 2016. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0924116-142553.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Huang, Teng-wei. “Design and Implementation of A Single-Stage High Power Factor Flyback LED Driver and A Controller with Primary-Side Regulation.” 2016. Web. 20 Apr 2021.

Vancouver:

Huang T. Design and Implementation of A Single-Stage High Power Factor Flyback LED Driver and A Controller with Primary-Side Regulation. [Internet] [Thesis]. NSYSU; 2016. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0924116-142553.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Huang T. Design and Implementation of A Single-Stage High Power Factor Flyback LED Driver and A Controller with Primary-Side Regulation. [Thesis]. NSYSU; 2016. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0924116-142553

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

17. Tu, Yu-Ting. A Phase Detector with Offset Voltage Calibration for Biosensors.

Degree: Master, Electrical Engineering, 2017, NSYSU

 Biological signal measurement becomes very important as the technology rapidly advances. Consequently, it drives the development of biosensors and biosensing technologies. Particularily, the phase of… (more)

Subjects/Keywords: offset calibration; current feedback instrumentation amplifier; phase shift detector

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tu, Y. (2017). A Phase Detector with Offset Voltage Calibration for Biosensors. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0215117-132236

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Tu, Yu-Ting. “A Phase Detector with Offset Voltage Calibration for Biosensors.” 2017. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0215117-132236.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Tu, Yu-Ting. “A Phase Detector with Offset Voltage Calibration for Biosensors.” 2017. Web. 20 Apr 2021.

Vancouver:

Tu Y. A Phase Detector with Offset Voltage Calibration for Biosensors. [Internet] [Thesis]. NSYSU; 2017. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0215117-132236.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Tu Y. A Phase Detector with Offset Voltage Calibration for Biosensors. [Thesis]. NSYSU; 2017. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0215117-132236

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

18. Tseng, Shao-Bin. Design of One-Time Implantable SCS System SOC and Inter-chip Capacitance Coupling Circuit.

Degree: Master, Electrical Engineering, 2011, NSYSU

 The thesis is composed of two topics: A SOC design for one-time implantable spinal cord stimulation system ï¼SCSï¼, and the design of an inter-chip capacitance… (more)

Subjects/Keywords: bidirectional communication; capacitive coupling; multiple modes; SCS; high-speed data transceiver; ASK demodulator

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tseng, S. (2011). Design of One-Time Implantable SCS System SOC and Inter-chip Capacitance Coupling Circuit. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0815111-233024

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Tseng, Shao-Bin. “Design of One-Time Implantable SCS System SOC and Inter-chip Capacitance Coupling Circuit.” 2011. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0815111-233024.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Tseng, Shao-Bin. “Design of One-Time Implantable SCS System SOC and Inter-chip Capacitance Coupling Circuit.” 2011. Web. 20 Apr 2021.

Vancouver:

Tseng S. Design of One-Time Implantable SCS System SOC and Inter-chip Capacitance Coupling Circuit. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0815111-233024.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Tseng S. Design of One-Time Implantable SCS System SOC and Inter-chip Capacitance Coupling Circuit. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0815111-233024

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

19. Yeh, Tai-Hao. A High Speed Transceiver Front-end Design with Fault Detection and Temperature Detector for FlexRay-based Automotive Communication Systems.

Degree: Master, Communications Engineering, 2011, NSYSU

 This thesis is composed of two parts: a high-speed transceiver front-end design with fault detection for FlexRay-based automative communication systems, and a temperature detector. In… (more)

Subjects/Keywords: FlexRay; transceiver; automobile electronics; failure detection; temperature detection

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yeh, T. (2011). A High Speed Transceiver Front-end Design with Fault Detection and Temperature Detector for FlexRay-based Automotive Communication Systems. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0817111-152114

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Yeh, Tai-Hao. “A High Speed Transceiver Front-end Design with Fault Detection and Temperature Detector for FlexRay-based Automotive Communication Systems.” 2011. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0817111-152114.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Yeh, Tai-Hao. “A High Speed Transceiver Front-end Design with Fault Detection and Temperature Detector for FlexRay-based Automotive Communication Systems.” 2011. Web. 20 Apr 2021.

Vancouver:

Yeh T. A High Speed Transceiver Front-end Design with Fault Detection and Temperature Detector for FlexRay-based Automotive Communication Systems. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0817111-152114.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Yeh T. A High Speed Transceiver Front-end Design with Fault Detection and Temperature Detector for FlexRay-based Automotive Communication Systems. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0817111-152114

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

20. Li, Jie-Jyun. An 80/400 MHz Clock Generator with Process and Temperature Compensation for FlexRay Systems and High-Voltage Transceiver for BMS.

Degree: Master, Electrical Engineering, 2013, NSYSU

 This thesis consists of two topics: The first topic is an 80/400MHz clock generator with process and temperature compensation and a wake-up detector for FlexRay… (more)

Subjects/Keywords: clock generator; FlexRay; wake-up detector; low power; battery management system; high-voltage transceiver

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Li, J. (2013). An 80/400 MHz Clock Generator with Process and Temperature Compensation for FlexRay Systems and High-Voltage Transceiver for BMS. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0130113-185450

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Li, Jie-Jyun. “An 80/400 MHz Clock Generator with Process and Temperature Compensation for FlexRay Systems and High-Voltage Transceiver for BMS.” 2013. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0130113-185450.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Li, Jie-Jyun. “An 80/400 MHz Clock Generator with Process and Temperature Compensation for FlexRay Systems and High-Voltage Transceiver for BMS.” 2013. Web. 20 Apr 2021.

Vancouver:

Li J. An 80/400 MHz Clock Generator with Process and Temperature Compensation for FlexRay Systems and High-Voltage Transceiver for BMS. [Internet] [Thesis]. NSYSU; 2013. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0130113-185450.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Li J. An 80/400 MHz Clock Generator with Process and Temperature Compensation for FlexRay Systems and High-Voltage Transceiver for BMS. [Thesis]. NSYSU; 2013. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0130113-185450

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

21. Hsieh, Yi-Jie. A Process and Temperature Compensation Oscillator and A Successive-Approximation Register Analog to Digital Converter for Biomedical Systems.

Degree: Master, Electrical Engineering, 2013, NSYSU

 This thesis consists of two topics, i.e., a process and temperature compensation oscillator and a successive-approximation register analog to digital converter, which are mainly designed… (more)

Subjects/Keywords: temperature compensation; oscillator; charge sharing architecture; SAR ADC

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hsieh, Y. (2013). A Process and Temperature Compensation Oscillator and A Successive-Approximation Register Analog to Digital Converter for Biomedical Systems. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0131113-134235

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Hsieh, Yi-Jie. “A Process and Temperature Compensation Oscillator and A Successive-Approximation Register Analog to Digital Converter for Biomedical Systems.” 2013. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0131113-134235.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Hsieh, Yi-Jie. “A Process and Temperature Compensation Oscillator and A Successive-Approximation Register Analog to Digital Converter for Biomedical Systems.” 2013. Web. 20 Apr 2021.

Vancouver:

Hsieh Y. A Process and Temperature Compensation Oscillator and A Successive-Approximation Register Analog to Digital Converter for Biomedical Systems. [Internet] [Thesis]. NSYSU; 2013. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0131113-134235.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Hsieh Y. A Process and Temperature Compensation Oscillator and A Successive-Approximation Register Analog to Digital Converter for Biomedical Systems. [Thesis]. NSYSU; 2013. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0131113-134235

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

22. Chen, Yun-Chi. ROM-less DDFS Using Non-Equal Division Parabolic Polynomial Interpolation Method and Frequency-Shift Readout Circuit for Rapid IgE Measurement System.

Degree: Master, Electrical Engineering, 2012, NSYSU

 This thesis consists of two topics. A frequency-shift readout circuit is integrated for the rapid IgE measurement biomedical system in the first half. Secondly, we… (more)

Subjects/Keywords: DDFS; FPW; frequency-shift readout circuit; rapid IgE measurement; SFDR

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Chen, Y. (2012). ROM-less DDFS Using Non-Equal Division Parabolic Polynomial Interpolation Method and Frequency-Shift Readout Circuit for Rapid IgE Measurement System. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0707112-001532

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Chen, Yun-Chi. “ROM-less DDFS Using Non-Equal Division Parabolic Polynomial Interpolation Method and Frequency-Shift Readout Circuit for Rapid IgE Measurement System.” 2012. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0707112-001532.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Chen, Yun-Chi. “ROM-less DDFS Using Non-Equal Division Parabolic Polynomial Interpolation Method and Frequency-Shift Readout Circuit for Rapid IgE Measurement System.” 2012. Web. 20 Apr 2021.

Vancouver:

Chen Y. ROM-less DDFS Using Non-Equal Division Parabolic Polynomial Interpolation Method and Frequency-Shift Readout Circuit for Rapid IgE Measurement System. [Internet] [Thesis]. NSYSU; 2012. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0707112-001532.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Chen Y. ROM-less DDFS Using Non-Equal Division Parabolic Polynomial Interpolation Method and Frequency-Shift Readout Circuit for Rapid IgE Measurement System. [Thesis]. NSYSU; 2012. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0707112-001532

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

23. Luo, Wayne. 2.45 GHz ZigBee Receiver Frontend and Delta-Sigma ADC with Constant-gm Amplifier for Battery Management Systems.

Degree: Master, Electrical Engineering, 2012, NSYSU

 This thesis consists of two topics: A 2.45 GHz ZigBee Receiver Frontend design for home energy-saving systems and a Delta-Sigma ADC with constant-gm amplifier for… (more)

Subjects/Keywords: BMS; ZigBee; receiver; Delta-Sigma ADC; constant-gm amplifier

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Luo, W. (2012). 2.45 GHz ZigBee Receiver Frontend and Delta-Sigma ADC with Constant-gm Amplifier for Battery Management Systems. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0707112-015601

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Luo, Wayne. “2.45 GHz ZigBee Receiver Frontend and Delta-Sigma ADC with Constant-gm Amplifier for Battery Management Systems.” 2012. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0707112-015601.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Luo, Wayne. “2.45 GHz ZigBee Receiver Frontend and Delta-Sigma ADC with Constant-gm Amplifier for Battery Management Systems.” 2012. Web. 20 Apr 2021.

Vancouver:

Luo W. 2.45 GHz ZigBee Receiver Frontend and Delta-Sigma ADC with Constant-gm Amplifier for Battery Management Systems. [Internet] [Thesis]. NSYSU; 2012. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0707112-015601.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Luo W. 2.45 GHz ZigBee Receiver Frontend and Delta-Sigma ADC with Constant-gm Amplifier for Battery Management Systems. [Thesis]. NSYSU; 2012. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0707112-015601

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

24. Hsiao, Wei-Chih. A dB-Linear Programmable Variable Gain Amplifier and A Voltage Peak Detector with Digital Calibration for FPW-based Allergy Antibody Sensing System.

Degree: Master, Electrical Engineering, 2012, NSYSU

 This thesis proposes a dB-linear programmable variable gain amplifier (VGA) and a voltage peak detector with digital calibration for FPW-based antibody sensing system. In the… (more)

Subjects/Keywords: flexural-plate-wave (FPW); peak detector; digital calibration; reconfiguration; local-feedback; variable gain amplifier; dB-linear

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Hsiao, W. (2012). A dB-Linear Programmable Variable Gain Amplifier and A Voltage Peak Detector with Digital Calibration for FPW-based Allergy Antibody Sensing System. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0710112-123550

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Hsiao, Wei-Chih. “A dB-Linear Programmable Variable Gain Amplifier and A Voltage Peak Detector with Digital Calibration for FPW-based Allergy Antibody Sensing System.” 2012. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0710112-123550.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Hsiao, Wei-Chih. “A dB-Linear Programmable Variable Gain Amplifier and A Voltage Peak Detector with Digital Calibration for FPW-based Allergy Antibody Sensing System.” 2012. Web. 20 Apr 2021.

Vancouver:

Hsiao W. A dB-Linear Programmable Variable Gain Amplifier and A Voltage Peak Detector with Digital Calibration for FPW-based Allergy Antibody Sensing System. [Internet] [Thesis]. NSYSU; 2012. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0710112-123550.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Hsiao W. A dB-Linear Programmable Variable Gain Amplifier and A Voltage Peak Detector with Digital Calibration for FPW-based Allergy Antibody Sensing System. [Thesis]. NSYSU; 2012. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0710112-123550

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

25. Tsai, Yueh-da. Voltage Peak Detector Design for FPW-based IgE Measurement Systems.

Degree: Master, Electrical Engineering, 2012, NSYSU

 The main subject of this thesis is to design a voltage peak detector for FPW-based IgE measurement systems. Therefore, two different peak detectors are proposed.… (more)

Subjects/Keywords: FPW biosensor; filter; double sampling; voltage peak detector; IgE measurement systems

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tsai, Y. (2012). Voltage Peak Detector Design for FPW-based IgE Measurement Systems. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0711112-071939

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Tsai, Yueh-da. “Voltage Peak Detector Design for FPW-based IgE Measurement Systems.” 2012. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0711112-071939.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Tsai, Yueh-da. “Voltage Peak Detector Design for FPW-based IgE Measurement Systems.” 2012. Web. 20 Apr 2021.

Vancouver:

Tsai Y. Voltage Peak Detector Design for FPW-based IgE Measurement Systems. [Internet] [Thesis]. NSYSU; 2012. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0711112-071939.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Tsai Y. Voltage Peak Detector Design for FPW-based IgE Measurement Systems. [Thesis]. NSYSU; 2012. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0711112-071939

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

26. Tseng, Hsin-Yuan. Mixed-Voltage Output Buffers with Slew Rate Compensation Based on PVT Variation Detection.

Degree: Master, Electrical Engineering, 2012, NSYSU

 This thesis is composed of two designs: a PT (process, temperature) detector for 2ÃVDD output buffer with slew rate compensation, and a slew rate self-adjusting… (more)

Subjects/Keywords: PVT compensation; slew rate; output buffer; 2ÃVDD; threshold voltage

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tseng, H. (2012). Mixed-Voltage Output Buffers with Slew Rate Compensation Based on PVT Variation Detection. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0710112-144122

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Tseng, Hsin-Yuan. “Mixed-Voltage Output Buffers with Slew Rate Compensation Based on PVT Variation Detection.” 2012. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0710112-144122.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Tseng, Hsin-Yuan. “Mixed-Voltage Output Buffers with Slew Rate Compensation Based on PVT Variation Detection.” 2012. Web. 20 Apr 2021.

Vancouver:

Tseng H. Mixed-Voltage Output Buffers with Slew Rate Compensation Based on PVT Variation Detection. [Internet] [Thesis]. NSYSU; 2012. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0710112-144122.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Tseng H. Mixed-Voltage Output Buffers with Slew Rate Compensation Based on PVT Variation Detection. [Thesis]. NSYSU; 2012. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0710112-144122

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

27. Yang, Shang-Hsien. Study and Implementation of Automatic Gain Control, High Voltage Integrated Circuits, and Backplane Transceiver.

Degree: Master, Electrical Engineering, 2011, NSYSU

 Thanks to the advance in CMOS technology, an extensive category of applications has been migrated from traditional BJT-based processes. System-on-a-Chip (SoC) realization of digital, analog,… (more)

Subjects/Keywords: OTA; DFE; pre-emphasis; PDSSPD; VGA; AGC; BCD; Charger

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Yang, S. (2011). Study and Implementation of Automatic Gain Control, High Voltage Integrated Circuits, and Backplane Transceiver. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0726111-232103

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Yang, Shang-Hsien. “Study and Implementation of Automatic Gain Control, High Voltage Integrated Circuits, and Backplane Transceiver.” 2011. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0726111-232103.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Yang, Shang-Hsien. “Study and Implementation of Automatic Gain Control, High Voltage Integrated Circuits, and Backplane Transceiver.” 2011. Web. 20 Apr 2021.

Vancouver:

Yang S. Study and Implementation of Automatic Gain Control, High Voltage Integrated Circuits, and Backplane Transceiver. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0726111-232103.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Yang S. Study and Implementation of Automatic Gain Control, High Voltage Integrated Circuits, and Backplane Transceiver. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0726111-232103

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

28. Zheng, Yi-Xue. Fault-Tolerant Deadlock-Free Custom NoC Topology Synthesis for Three-Dimensional Integrated Circuits.

Degree: Master, Computer Science and Engineering, 2011, NSYSU

 This thesis proposes a synthesis methodology which is capable of fault-tolerance and deadlock-free for constructing a custom NoC topology in 3D ICs. In this thesis,… (more)

Subjects/Keywords: 3D ICs; deadlock-free; topology; fault tolerant; Network-on-Chip

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Zheng, Y. (2011). Fault-Tolerant Deadlock-Free Custom NoC Topology Synthesis for Three-Dimensional Integrated Circuits. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0801111-164321

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Zheng, Yi-Xue. “Fault-Tolerant Deadlock-Free Custom NoC Topology Synthesis for Three-Dimensional Integrated Circuits.” 2011. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0801111-164321.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Zheng, Yi-Xue. “Fault-Tolerant Deadlock-Free Custom NoC Topology Synthesis for Three-Dimensional Integrated Circuits.” 2011. Web. 20 Apr 2021.

Vancouver:

Zheng Y. Fault-Tolerant Deadlock-Free Custom NoC Topology Synthesis for Three-Dimensional Integrated Circuits. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0801111-164321.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Zheng Y. Fault-Tolerant Deadlock-Free Custom NoC Topology Synthesis for Three-Dimensional Integrated Circuits. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0801111-164321

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

29. Lin, Yain-Reu. Low Power Half-Run RC5 Cipher Circuit for Portable Biomedical Device and A Frequency-Shift Readout Circuit for FPW-Based Biosensors.

Degree: Master, Electrical Engineering, 2011, NSYSU

 This thesis consists of two topics. We proposed a low power half-run RC5 cipher for portable biomedical devices in the first part of this thesis.… (more)

Subjects/Keywords: frequency-shift readout system; RC5; flexural plate wave; biomedical system; low power; ZigBee

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lin, Y. (2011). Low Power Half-Run RC5 Cipher Circuit for Portable Biomedical Device and A Frequency-Shift Readout Circuit for FPW-Based Biosensors. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0808111-162539

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Lin, Yain-Reu. “Low Power Half-Run RC5 Cipher Circuit for Portable Biomedical Device and A Frequency-Shift Readout Circuit for FPW-Based Biosensors.” 2011. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0808111-162539.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Lin, Yain-Reu. “Low Power Half-Run RC5 Cipher Circuit for Portable Biomedical Device and A Frequency-Shift Readout Circuit for FPW-Based Biosensors.” 2011. Web. 20 Apr 2021.

Vancouver:

Lin Y. Low Power Half-Run RC5 Cipher Circuit for Portable Biomedical Device and A Frequency-Shift Readout Circuit for FPW-Based Biosensors. [Internet] [Thesis]. NSYSU; 2011. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0808111-162539.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Lin Y. Low Power Half-Run RC5 Cipher Circuit for Portable Biomedical Device and A Frequency-Shift Readout Circuit for FPW-Based Biosensors. [Thesis]. NSYSU; 2011. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0808111-162539

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation


NSYSU

30. Lin, Andrew. A Mixed-Voltage I/O Buffer with Slew Rate Compensation.

Degree: Master, Electrical Engineering, 2015, NSYSU

 I/O buffer is a critical component for high-speed interfaces. The data of integrated circuits are transmitted via I/O buffers according to the requirements of interfaces.… (more)

Subjects/Keywords: mixed-voltage; slew rate; PVTL compensation; I/O buffer; leakage

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Lin, A. (2015). A Mixed-Voltage I/O Buffer with Slew Rate Compensation. (Thesis). NSYSU. Retrieved from http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0609115-190440

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Lin, Andrew. “A Mixed-Voltage I/O Buffer with Slew Rate Compensation.” 2015. Thesis, NSYSU. Accessed April 20, 2021. http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0609115-190440.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Lin, Andrew. “A Mixed-Voltage I/O Buffer with Slew Rate Compensation.” 2015. Web. 20 Apr 2021.

Vancouver:

Lin A. A Mixed-Voltage I/O Buffer with Slew Rate Compensation. [Internet] [Thesis]. NSYSU; 2015. [cited 2021 Apr 20]. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0609115-190440.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Lin A. A Mixed-Voltage I/O Buffer with Slew Rate Compensation. [Thesis]. NSYSU; 2015. Available from: http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0609115-190440

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

[1] [2] [3]

.