Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

You searched for +publisher:"ETH Zürich" +contributor:("Watson, Robert N.M."). One record found.

Search Limiters

Last 2 Years | English Only

No search limiters apply to these results.

▼ Search Limiters

1. Gerber, Simon. Authorization, Protection, and Allocation of Memory in a Large System.

Degree: 2018, ETH Zürich

In this dissertation, I rethink how an OS supports virtual memory. Classical virtual memory is an opaque abstraction of RAM, backed by demand paging. However, most systems today (from phones to data-centers) do not page, and indeed may require the performance benefits of non-paged physical memory, precise NUMA allocation, etc. Moreover, MMU hardware is now useful for other purposes, such as detecting page access or providing large page translation. Accordingly, the venerable VM abstraction in OSes like Windows and Linux has acquired a plethora of extra APIs to poke at the policy behind the illusion of a virtual address space. Instead, I present Barrelfish’s memory system which inverts this model. Applications explicitly manage their physical RAM of different types, and directly (though safely) program the translation hardware. Barrelfish’s memory system requires no virtualization support, and outperforms VMM-based approaches for all but the smallest working sets. We show that Barrelfish enables use-cases for virtual memory not possible in Linux today, and other use-cases are simple to program and on par with Linux’s performance. Finally, I show how Barrelfish’s capability system allows our memory model to scale to multiple cores. We present a set of algorithms which allow Barrelfish to process capability operations when capabilities exist on multiple cores without risking that different cores have different views of the global set of capabilities. The usual capability operations are sufficient to allow our memory model to work on multiple cores, as I implement all the memory model primitives as capability operations. We demonstrate that the capability operations retain relatively low-latency in the presence of capabilities which exist on multiple cores. Advisors/Committee Members: Roscoe, Timothy, Alonso, Gustavo, Watson, Robert N.M..

Subjects/Keywords: COMPUTER SCIENCE; OPERATING SYSTEMS; Memory Management; Barrelfish

Page 1 Page 2 Page 3 Page 4 Page 5 Page 6 Page 7 Sample image

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Gerber, S. (2018). Authorization, Protection, and Allocation of Memory in a Large System. (Doctoral Dissertation). ETH Zürich. Retrieved from http://hdl.handle.net/20.500.11850/296835

Chicago Manual of Style (16th Edition):

Gerber, Simon. “Authorization, Protection, and Allocation of Memory in a Large System.” 2018. Doctoral Dissertation, ETH Zürich. Accessed January 21, 2020. http://hdl.handle.net/20.500.11850/296835.

MLA Handbook (7th Edition):

Gerber, Simon. “Authorization, Protection, and Allocation of Memory in a Large System.” 2018. Web. 21 Jan 2020.

Vancouver:

Gerber S. Authorization, Protection, and Allocation of Memory in a Large System. [Internet] [Doctoral dissertation]. ETH Zürich; 2018. [cited 2020 Jan 21]. Available from: http://hdl.handle.net/20.500.11850/296835.

Council of Science Editors:

Gerber S. Authorization, Protection, and Allocation of Memory in a Large System. [Doctoral Dissertation]. ETH Zürich; 2018. Available from: http://hdl.handle.net/20.500.11850/296835

.