Advanced search options

Advanced Search Options 🞨

Browse by author name (“Author name starts with…”).

Find ETDs with:

in
/  
in
/  
in
/  
in

Written in Published in Earliest date Latest date

Sorted by

Results per page:

Sorted by: relevance · author · university · dateNew search

You searched for +publisher:"Brown University" +contributor:("Bahar, Ruth"). Showing records 1 – 5 of 5 total matches.

Search Limiters

Last 2 Years | English Only

No search limiters apply to these results.

▼ Search Limiters

1. Shi, Yiwen. Fault Criticality Analysis and Test Optimization Methods for Enhanced Detection of Critical Faults and Defects in Digital Integrated Circuits.

Degree: PhD, Electrical Science and Computer Engineering, 2011, Brown University

 Defective part levels of zero are almost impossible to achieve in an era of complex defects and process variations. It is important to ensure that… (more)

Subjects/Keywords: fault criticality

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Shi, Y. (2011). Fault Criticality Analysis and Test Optimization Methods for Enhanced Detection of Critical Faults and Defects in Digital Integrated Circuits. (Doctoral Dissertation). Brown University. Retrieved from https://repository.library.brown.edu/studio/item/bdr:11311/

Chicago Manual of Style (16th Edition):

Shi, Yiwen. “Fault Criticality Analysis and Test Optimization Methods for Enhanced Detection of Critical Faults and Defects in Digital Integrated Circuits.” 2011. Doctoral Dissertation, Brown University. Accessed October 21, 2019. https://repository.library.brown.edu/studio/item/bdr:11311/.

MLA Handbook (7th Edition):

Shi, Yiwen. “Fault Criticality Analysis and Test Optimization Methods for Enhanced Detection of Critical Faults and Defects in Digital Integrated Circuits.” 2011. Web. 21 Oct 2019.

Vancouver:

Shi Y. Fault Criticality Analysis and Test Optimization Methods for Enhanced Detection of Critical Faults and Defects in Digital Integrated Circuits. [Internet] [Doctoral dissertation]. Brown University; 2011. [cited 2019 Oct 21]. Available from: https://repository.library.brown.edu/studio/item/bdr:11311/.

Council of Science Editors:

Shi Y. Fault Criticality Analysis and Test Optimization Methods for Enhanced Detection of Critical Faults and Defects in Digital Integrated Circuits. [Doctoral Dissertation]. Brown University; 2011. Available from: https://repository.library.brown.edu/studio/item/bdr:11311/

2. Tadesse, Desta. Mathematical Methods to Improve Post-Silicon Debug.

Degree: PhD, Division of Engineering. Electrical Sciences and Computer Engineering, 2009, Brown University

 As the processor industry marches to a multi-core architecture implemented in an increasingly complex process technology, the burden of producing functionally correct and optimal processors… (more)

Subjects/Keywords: Post-silicon debug

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Tadesse, D. (2009). Mathematical Methods to Improve Post-Silicon Debug. (Doctoral Dissertation). Brown University. Retrieved from https://repository.library.brown.edu/studio/item/bdr:104/

Chicago Manual of Style (16th Edition):

Tadesse, Desta. “Mathematical Methods to Improve Post-Silicon Debug.” 2009. Doctoral Dissertation, Brown University. Accessed October 21, 2019. https://repository.library.brown.edu/studio/item/bdr:104/.

MLA Handbook (7th Edition):

Tadesse, Desta. “Mathematical Methods to Improve Post-Silicon Debug.” 2009. Web. 21 Oct 2019.

Vancouver:

Tadesse D. Mathematical Methods to Improve Post-Silicon Debug. [Internet] [Doctoral dissertation]. Brown University; 2009. [cited 2019 Oct 21]. Available from: https://repository.library.brown.edu/studio/item/bdr:104/.

Council of Science Editors:

Tadesse D. Mathematical Methods to Improve Post-Silicon Debug. [Doctoral Dissertation]. Brown University; 2009. Available from: https://repository.library.brown.edu/studio/item/bdr:104/

3. Dev, Kapil. New Techniques for Power-Efficient CPU-GPU Processors.

Degree: Electrical Sciences and Computer Engineering, 2016, Brown University

 Power is one of the key challenges for improving the performance of modern CPU-GPU processors. Research efforts are needed at both design-time and run-time of… (more)

Subjects/Keywords: Power efficiency

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Dev, K. (2016). New Techniques for Power-Efficient CPU-GPU Processors. (Thesis). Brown University. Retrieved from https://repository.library.brown.edu/studio/item/bdr:730638/

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Chicago Manual of Style (16th Edition):

Dev, Kapil. “New Techniques for Power-Efficient CPU-GPU Processors.” 2016. Thesis, Brown University. Accessed October 21, 2019. https://repository.library.brown.edu/studio/item/bdr:730638/.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

MLA Handbook (7th Edition):

Dev, Kapil. “New Techniques for Power-Efficient CPU-GPU Processors.” 2016. Web. 21 Oct 2019.

Vancouver:

Dev K. New Techniques for Power-Efficient CPU-GPU Processors. [Internet] [Thesis]. Brown University; 2016. [cited 2019 Oct 21]. Available from: https://repository.library.brown.edu/studio/item/bdr:730638/.

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

Council of Science Editors:

Dev K. New Techniques for Power-Efficient CPU-GPU Processors. [Thesis]. Brown University; 2016. Available from: https://repository.library.brown.edu/studio/item/bdr:730638/

Note: this citation may be lacking information needed for this citation format:
Not specified: Masters Thesis or Doctoral Dissertation

4. Cochran, Ryan James. Techniques for Adaptive Power and Thermal Sensing and Management of Multi-core Processors.

Degree: PhD, Electrical Science and Computer Engineering, 2013, Brown University

 In the past decade, power consumption has become the primary factor in overall microprocessor design complexity due to ideal geometric scaling and non-ideal electrical scaling.… (more)

Subjects/Keywords: dynamic thermal management

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Cochran, R. J. (2013). Techniques for Adaptive Power and Thermal Sensing and Management of Multi-core Processors. (Doctoral Dissertation). Brown University. Retrieved from https://repository.library.brown.edu/studio/item/bdr:320477/

Chicago Manual of Style (16th Edition):

Cochran, Ryan James. “Techniques for Adaptive Power and Thermal Sensing and Management of Multi-core Processors.” 2013. Doctoral Dissertation, Brown University. Accessed October 21, 2019. https://repository.library.brown.edu/studio/item/bdr:320477/.

MLA Handbook (7th Edition):

Cochran, Ryan James. “Techniques for Adaptive Power and Thermal Sensing and Management of Multi-core Processors.” 2013. Web. 21 Oct 2019.

Vancouver:

Cochran RJ. Techniques for Adaptive Power and Thermal Sensing and Management of Multi-core Processors. [Internet] [Doctoral dissertation]. Brown University; 2013. [cited 2019 Oct 21]. Available from: https://repository.library.brown.edu/studio/item/bdr:320477/.

Council of Science Editors:

Cochran RJ. Techniques for Adaptive Power and Thermal Sensing and Management of Multi-core Processors. [Doctoral Dissertation]. Brown University; 2013. Available from: https://repository.library.brown.edu/studio/item/bdr:320477/

5. Ferri, Cesare. Energy-Aware Synchronization Techniques For Multicore Embedded Systems.

Degree: PhD, Electrical Science and Computer Engineering, 2011, Brown University

 Roughly ninety percent of all microprocessors manufactured in a year are intended for embedded devices such as cameras, cell-phones, or machine controllers. Like servers and… (more)

Subjects/Keywords: transactional memory

Record DetailsSimilar RecordsGoogle PlusoneFacebookTwitterCiteULikeMendeleyreddit

APA · Chicago · MLA · Vancouver · CSE | Export to Zotero / EndNote / Reference Manager

APA (6th Edition):

Ferri, C. (2011). Energy-Aware Synchronization Techniques For Multicore Embedded Systems. (Doctoral Dissertation). Brown University. Retrieved from https://repository.library.brown.edu/studio/item/bdr:11335/

Chicago Manual of Style (16th Edition):

Ferri, Cesare. “Energy-Aware Synchronization Techniques For Multicore Embedded Systems.” 2011. Doctoral Dissertation, Brown University. Accessed October 21, 2019. https://repository.library.brown.edu/studio/item/bdr:11335/.

MLA Handbook (7th Edition):

Ferri, Cesare. “Energy-Aware Synchronization Techniques For Multicore Embedded Systems.” 2011. Web. 21 Oct 2019.

Vancouver:

Ferri C. Energy-Aware Synchronization Techniques For Multicore Embedded Systems. [Internet] [Doctoral dissertation]. Brown University; 2011. [cited 2019 Oct 21]. Available from: https://repository.library.brown.edu/studio/item/bdr:11335/.

Council of Science Editors:

Ferri C. Energy-Aware Synchronization Techniques For Multicore Embedded Systems. [Doctoral Dissertation]. Brown University; 2011. Available from: https://repository.library.brown.edu/studio/item/bdr:11335/

.